

---

## REFERENCES

- [1] P. Ahuja, K. Skadron, M. Martonosi and D. Clark, "Multipath Execution: Opportunities and Limits", in *Proc. of the 12th Int. Conf. on Supercomputing*, pp. 101-108, 1998.
- [2] H. Akkary and M.A. Driscoll, "A Dynamic Multithreading Processor", in *Proc. 31st. Ann. Int. Symp. on Microarchitecture*, 1998.
- [3] S. Breach, T. Vijaykumar and G.S. Sohi, "The Anatomy of the Register File in a Multiscalar Processor", in *Proc. of the 25th. Int. Symp on Microarchitecture*, pp. 181-190, 1994.
- [4] B. Calder, G. Reinman and D. Tullsen, "Selective Value Prediction", in *Proc. of the 26th Int. Symp. on Computer Architecture*, 1999.
- [5] M. Cintra, J.F Martínez and J. Torrellas, "Architectural Support for Scalable Speculative Parallelization in Shared-Memory Systems", in *Proc. of the 27th Int. Symp. on Computer Architecture*, 2000.
- [6] M. Cintra and J. Torrellas, "Eliminating Squashes through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors", in *Proc. of the 8th Int. Symp. on High-Performance Computer Architecture*, pp. 36-47, 2002
- [7] R.S. Chappel, J. Stark, S.P. Kim, S.K. Reinhardt and Y.N. Patt, "Simultaneous Subordinate Microthreading (SSMT)" in *Proc. of the 26th Int. Symp. on Computer Architecture*, pp. 186-195, 1999.
- [8] G.Z. Chrysos and J.S. Emer, "Memory Dependence prediction Using Store Sets", in *Proc. of the Int. Symp. n Computer Architecture*, pp. 142-153, 1998.
- [9] L. Codrescu and D. Wills, "On Dynamic Speculative Thread Partitioning and the MEM-Slicing Algorithm", on *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, pp. 40-46, 1999.
- [10] L. Codrescu, D. Wills and J. Meindl, "Architecture of the Atlas chip-multiprocessor: dynamically parallelizing irregular applications", IEEE Transaction on Computers, Vol. 50, Issue 1, pp. 67-82, Jan. 2001.
- [11] J. D. Collins, H. Wang, D.M. Tullsen, C. Hughes, Y-F. Lee, D. Lavery and J.P. Shen, "Speculative Precomputation: Long Range Prefetching of Delinquent Loads", in *Proc. of the 28th. Int. Symp. on Computer Architecture*, 2001.
- [12] K. Diekendorff, "Compaq Chooses SMT for Alpha", Microprocessor Report, December 1999.
- [13] M.N. Dorojevets and V.G. Oklobdzija, "Multithreaded Decoupled Architecture", *Int. J. of High Speed Computing*, 7(3), pp. 465-480, 1995.
- [14] P.K. Dubey, K. O'Brien, K.M. O'Brien and C. Barton, "Single-Program Speculative Multithreading (SPSM) Architecture: Compiler-Assisted Fine-Grained Multithreading", in *Proc. of the Int. Conf on Parallel Architectures and Compilation Techniques*, pp. 109-121, 1995.
- [15] K. Farkas, P. Chow, N. Jouppi and Z. Vranesic, "The Multicluster Architecture: Reducing Cycle Time Through

- Partitioning”, in *Proc. of the 30th Int. Conf. on Microarchitecture*, 1997.
- [16] M. Franklin and G. Sohi, “The Expandable Split Window Paradigm for Exploiting Fine Grain parallelism”, in *Proc. of the Int. Symp. on Computer Architecture*, pp. 58-67, 1992.
- [17] M. Franklin and G.S. Sohi, “ARB: A Hardware Mechanism for Dynamic Reordering of Memory References”, *IEEE Transactions on Computers*, 45(6), pp. 552-571, May 1996.
- [18] F. Gabbay and A. Mendelson, “Speculative Execution Based on Value Prediction”, *Technical Report #1080, Technion*, 1996.
- [19] B. Goeman, H. Vandierendonck and K. de Bosschere, “Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency”, in Proc. of the 7th Int. Conf. on High Performance Computing Architecture, pp. 207-216, 2001
- [20] J. González and A. González, “Memory Address Prediction for Data Speculation”, *Technical Report UPC-DAC-1996-51, Universitat Politècnica de Catalunya*, 1996.
- [21] J. González and A. González, “Limits of Instruction Level Parallelism with Data Speculation”, in *Proc. of the VECPAR Conf.*, 1998.
- [22] J. González and A. González, “The Potencial of Data Value Speculation to Boost ILP”, in *Proc of the 12th Int. Conf on Supercomputing*, pp. 21-28, 1998.
- [23] S. Gopal, T.N. Vijaykumar, J. E. Smith and G. S. Sohi, “Speculative Versioning Cache”, in *Proc. 4th Int. Symp. on High-Performance Computer Architecture*, 1998.
- [24] L. Gwennap, “Digital 21264 Sets New Standard”, on *Microprocessor Report*, vol. 10, #14, Oct. 1996.
- [25] L. Hammond, B.A. Hubbert, M. Siu, M.K. Prabhu, M. Chen and K. Olukotun “The Stanford Hydra CMP”, *Micro IEEE*, Vol. 20, Issue 2, pp. 6-13, Mar/Apr. 2000.
- [26] L. Hammond, M. Willey and K. Olukotun, “Data Speculation Support for a Chip Multiprocessor”, in *Proc. of Int. Conf. on Architectural Support for Prog. Lang. and Operating Systems*, 1998.
- [27] T.H. Heil, Z. Smith and J.E. Smith, “Selective Dual Path Execution”, in *Proc. of the 32ht Int. Symp. on Microar-chitecture*, pp. 28-37, 1999.
- [28] D. Hunt, “Advanced Performance Features of the 64-bit PA-8000”, in *Proc. of the CompCon’95*, pp. 123-128, 1995.
- [29] Q. Jacobson, E. Rotenberg and J.E. Smith, “Path-Based Next Trace Prediction”, in *Proc. of the 30th Int. Symp. on Microarchitecture*, pp.14-23, 1997.
- [30] M. Johnson, “Superscalar Microprocessor Design”, Ed. Prentice Hall, Englewood Cliffs, New Jersey, 1991.
- [31] I.H. Kazi and D.J. Lilja, “Coarse-Grained Speculative Execution in Shared-Memory Multiprocessors”, in *Proc. of ACM Int. Conf. on Supercomputing*, pp. 93-100, 1998
- [32] G. A. Kemp and M. Franklin, “PEWs: A Decentralized Dynamic Scheduler for ILP Processing”, in *Proc. of the Int. Conf. on Parallel Processing*, pp. 239-246, 1996.
- [33] A. Klauser, A. Paithankar and D. Grunwald, “Selective Eager Execuytion on the PolyPath Architecture”, in *Proc. of the Int. Symp on Computer Architectuer*, pp. 250-261, 1998.
- [34] V. Krishnan and J. Torrellas, “Hardware and Software Support for Speculative Execution of Sequential Binaries on a Chip-Multiprocessor”, in *Proc. of ACM Int. Conf. on Supercomputing*, pp. 85-92, 1998.
- [35] L. Lamport, “ Time, Clocks and Event Ordering in Distributed Systems”, in *Communications ACM*, Vol. 21, Issue 7, pp. 558-565, 1978.
- [36] S.S. Liao, P.H. Wang, H. Wang, G. Holzlechner, D. Lavery and J.P. Shen, “Post-Pass Binary Adaptation for Soft-ware-Based Speculative Precomputation”, in *Proc. of the Int. Symp. on Programming Language Design and Implementation*, 2002.
- [37] M.H. Lipasti, C.B. Wilkerson and J.P. Shen, “Value Locality and Load Value Prediction”, in *Proc. of the 7th.*

- Conf. on Architectural Support for Programming Languages and Operating Systems*, pp. 138-147, Oct. 1996.
- [38] M.H. Lipasti and J.P. Shen, “Exceeding the Dataflow Limit via Value Prediction”, in Proc of Int. Symp. on Microarchitecture, pp. 226-237, 1996.
- [39] C. Luk, “Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors”, in *Proc. of the 28th. Int. Symp. on Computer Architecture*, pp. 40-51, 2001.
- [40] S. McFarling, “Combining Branch Predictors”, Technical REport #TN-36, Digital Western Research Laboratory, 1993.
- [41] P. Marcuello and A. González, “Control and Data Dependence Speculation in Multithreaded Processors”, in *Proc. of the Workshop on Multithreaded Execution, Architecture and Compilation Techniques*, 1998.
- [42] P. Marcuello and A. González, “Data Speculative Multithreaded Architectures”, in *Proc. of the Euromicro Workshop on Digital System and Designs: Architectures, Methods and Tools*, pp 634-637, 1998.
- [43] P. Marcuello, A. González and J. Tubella, “Speculative Multithreaded Processors”, in *Proc. of the 12th Int. Conf. on Supercomputing*, pp. 77-84, 1998.
- [44] P. Marcuello and A. González, “Clustered Speculative Multithreaded Processors”, in *Proc. of the 13th Int. Conf. on Supercomputing*, pp. 365-372 1999.
- [45] P. Marcuello and A. González, “Exploiting Speculative Thread-Level Parallelism on SMT Processors”, in *Proc. of the 7th Int. Conf. on High Performance Computing and Networking*, pp. 754-763, 1999.
- [46] P. Marcuello, J. Tubella and A. González, “Value Prediction for Speculative Multithreaded Architectures”, in *Proc. of the 32th. Int. Conf. on Microarchitecture*, pp. 230-236, 1999.
- [47] P. Marcuello and A. González, “A Quantitative Assessment of Thread-Level Speculation Techniques”, in *Proc. of the 15th. Int. Parallel and Distributed Processing Symposium*, 2000.
- [48] P. Marcuello and A. González, “Thread Spawning Schemes for Speculative Multithreaded Architectures”, in *Proc. of the 8th Int. Conf. on High Performance Computing Architecture*, 2002.
- [49] T. Marr, F. Binns, D.L. Hill, G. Hinton, D.A. Koufaty, J.A. Miller, M. Upton, “Hyper-Threading Technology Architecture and Microarchitecture”, Intel Technology Journal, Volume 6, Issue 1, 2002.
- [50] A. Moshovos and G.S. Sohi, “Streamlining Inter-operation Memory Communication via Data Dependence Prediction”, in *Proc. of the 30th. Int. Symp. on Microarchitecture*, 1997.
- [51] A. Moshovos, S.E. Breach , T.N. Vijaykumar and G.S. Sohi, “Dynamic Speculation and Synchronization of Data Dependences”, in *Proc. of Int. Symp on Computer Architecture*, pp.181-193, 1997.
- [52] T. Nakra, R. Gupta and M.L. Soffa, “Global Context-based Value Prediction”, in *Proc. of the 5th Int. Conf. on High Performance Computing Architecture*, pp. 4-12, 1999
- [53] J. Oplinger, D. Heine and M. Lam, “In Search of Speculative Thread-Level Parallelism”, *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, pp. 303-313, 1999.
- [54] J. Oplinger et al, “Software and Hardware for Exploiting Speculative Parallelism in Multiprocessors”, Technical Report CSL-TR-97-715, Stanford University, 1997
- [55] S. Palacharla, N.P. Jouppi and J.E. Smith, “Complexity-Effective Superscalar Processor”, in *Proc. of Int. Symp. on Computer Architecture*, pp. 206-218, 1997.
- [56] A. Peleg and U. Weiser, “MMX Technology Extension for Intel Architecture”, IEEE Micro, pages 43-50, 1996.
- [57] R. Rajwar and J.R. Goodman, “Speculative Lock Elision :Enabling Highly concurrent Multithreaded Execution”, in *Proc. of the 34th Int. Symp. on Microarchitecture*, pp. 294-305, 2001.
- [58] E.M. Riseman and C.C. Foster, “The inhibition of potential parallelism by conditional jumps”, IEEE Transaction on Computers,pp. 1405-1411, December 1972.
- [59] E. Rotenberg, Q. Jacobson, Y. Sazeides and J.E. Smith, “Trace Processors”, in *Proc. of the 30th. Int. Symp. on*

- Microarchitecture*, pp. 138-148, 1997.
- [60] E. Rotenberg, S. Bennet and J.E. Smith, "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching", in *Proc. of 29th Int. Symp. on Microarchitecture*, 1996.
- [61] A. Roth and G.S. Sohi, "Speculative Data-Driven Multithreading", in *Proc. of the 7th Int. Symp. on High-Performance Computer Architecture*, pp. 37-48, 2001.
- [62] P.Rundberg and P. Stenström, "A Low-Overhead Software Approach to Thread-Level Data Dependence on Multiprocessors", Chalmers University (Sweden) TR-00-13, July 2000.
- [63] Y. Sazeides, S. Vassiliadis and J.E. Smith, "The Performance Potential of Data Dependence Speculation & Collapsing", in *Proc. of the 29th. Int. Symp on Microarchitecture*, Dec. 1996.
- [64] Y. Sazeides and J.E. Smith, "The Predictability of Data Values", in *Proc. of the 30th Int. Symp. on Microarchitecture*, Dec. 1997.
- [65] Y. Sazeides and J.E. Smith, "Implementations of Context-Based Value Predictors", Technical Report #ECE-TR-97-8, University of Wisconsin-Madison, 1997.
- [66] SIA Semiconductor Industry Association, *The National Technology Roadmap for Semiconductors*, 1997.
- [67] J.E.Smith, "A Study of Branch Prediction Strategies", in *Proc. of the Int. Symp. on Computer Architecture*, pp. 135-148, 1981.
- [68] G.S. Sohi, S.E. Breach and T.N. Vijaykumar, "Multiscalar Processors", in *Proc. of the Int. Symp. on Computer Architecture*, pp. 414-425, 1995.
- [69] G.S. Sohi and A. Roth, "Speculative Multithreaded Processors", IEEE Computer, Vol. 34, Issue 4, pp. 66-73, Apr. 2001.
- [70] A.Srivastava and A.Eustace,"ATOM: A system for building customized program analysis tools", in *Proc.of the Int. Conf. on Programming languages Design and Implementation*, 1994
- [71] J. Steffan and T. Mowry, "The Potential of Using Thread-Level Data Speculation to Facilitate Automatic Parallelization", in *Proc. 4th Int. Symp. on High-Performance Computer Architecture*, pp. 2-13, 1998.
- [72] J. Steffan, C. Colohan, A. Zhai and T. Mowry, "Improving Value Communication for Thread-Level Speculation", in *Proc. of the 8th Int. Symp. on High-Performance Computer Architecture*, pp. 58-68, 2002.
- [73] S. Storino and J. Borkenhagen, "A Multi-Threaded 64-bit PowerPC Commercial RISC Processor Design", in *Proc. of the 11th Int. Symp. on High Performance Chips*, 1999.
- [74] M. Tremblay, J.M. O'Connor, V. Karayanan and L. He, "VIS Speeds New Media Processing", IEEE Micro, pp. 10-30, 1996.
- [75] M. Tremblay, J. Chan, S. Chaudhry, A.W. Caoniglioni and S.S. Tsee, "The MAJC Architecture, a Synthesis of Parallelism and Scalability", IEEE Micro, Vol. 20, Issue 6, pp. 12-25, Nov/Dec 2000.
- [76] J.Y. Tsai and P-C. Yew, "The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation", in *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, pp. 35-46, 1996.
- [77] J. Tubella and A. González, "Control Speculation in Multithreaded Processors through Dynamic Loop Detection" , in *Proc. of 4th. Int. Symp. on High-Performance Computer Architecture (HPCA-4)*, 1998.
- [78] D.M. Tullsen and P.J. Brown, "Handling long-latency loads in a simultaneous multithreading processor", in *Proc. of the 34th International Symposium on Microarchitecture*, pp. 318-327, 2001.
- [79] D.M. Tullsen, S.J. Eggers and H.M. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism", in *Proc. of the Int. Symp. on Computer Architecture*, pp. 392-403, 1995.
- [80] G. S. Tyson and T.M. Austin, "Improving the Accuracy and Performance of Memory Communication Through Renaming", in *Proc of the 30th. Int. Symp. on Microarchitecture*, Dec. 1997
- [81] A. K. Uht, "Concurrency Extraction via Hardware Methods Executing the Static Instruction Stream", *IEEE*

- Trans. on Computers*, vol 41, July 1992.
- [82] A.K. Uht and V. Sindagi, "Disjoint Eager Execution: An Optimal Form of Speculative Execution", in Proc. of the 28th. Int. Symp. on Microarchitecture, pp. 313-325, 1995.
  - [83] S. Vajapeyam and T. Mitra, "Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences", in *Proc. of the 24th. Int. Symp. on Computer Architecture*, pp. 1-12, 1997.
  - [84] T.N. Vijaykumar, "Compiling for the Multiscalar Architecture", Ph. D. Thesis, University of Wisconsin-Madison, 1998.
  - [85] D.W. Wall, "Limits of Instruction-Level Parallelism", *Tech. Report WRL 93/6*, Digital Western Research Laboratory, 1993.
  - [86] S. Wallace, B. Calder and D.M. Tullsen, "Threaded Multiple Path Execution", in *Proc. of the Int. Symp. on Computer Architecture*, pp. 238-249, 1998
  - [87] K. Wang and M. Franklin, "Highly Accurate Data Value Prediction Using Hybrid Predictors", in *Proc. of the 30th Int. Symp. on Microarchitecture*, 1997.
  - [88] S.S.H. Wang and A.K. Uht, "Ideograph/Ideogram: Framework/Hardware for Eager Execution", in proc. of the 23rd Int. Symp. on Microarchitecture, pp. 125-134, 1992.
  - [89] F. Warg and P. Stenstrom, "Limits on Speculative Module-level Parallelism in Imperative and Object-oriented Programs on CMP Platforms", in *Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques*, pp. 221-230, 2001.
  - [90] W. Yamamoto, M.J. Serrano, A.R. Talcott, R.C. Wood and M. Nemirovsky, "Performance Estimation of Multi-streamed, Superscalar Processors", in Proc. of the 27th Annual Hawaii Int. Conf. on System Sciences, pp. 195-204, 1994.
  - [91] C.B. Zilles and G.S. Sohi, "Understanding the backward slices of Performance Degrading Instructions", in *Proc. of the 27th. Int. Symp. on Computer Architecture*, pp. 172-181, 2000.
  - [92] C.B.Zilles and G. S. Sohi, "Execution-Based Prediction using Speculative Slices", in *Proc. of the 28th. Int. Symp. on Computer Architecture*, pp. 2-13, 2001.
  - [93] C.B. Zilles and G.S. Sohi, "Master/Slave Speculative Parallelization", in *Proc. of the 35th. Int. Symp. on Microarchitecture*, pp 85-96, 2002.

