

**TIL111, TIL114, TIL116, TIL117
OPTOCOUPLEDERS**


SO05040 D1607, NOVEMBER 1973—REVISED FEBRUARY 1983

COMPATIBLE WITH STANDARD TTL INTEGRATED CIRCUITS

- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Phototransistor
- High Direct-Current Transfer Ratio
- High-Voltage Electrical Isolation . . . 1.5-kV or 2.5-kV Rating
- Plastic Dual-In-Line Package
- High-Speed Switching: $t_r = 5 \mu s$, $t_f = 5 \mu s$ Typical

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



NOTES:

- a. Leads are within 0.13 mm (0.005 inch) radius of true position (T.P.) with maximum material condition and unit installed.
- b. Pin 1 identified by index dot.
- c. Terminal connections:

1. Anode	} Infrared-emitting diode
2. Cathode	
3. No internal connection	} Phototransistor
4. Emitter	
5. Collector	
6. Base	

absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Output Voltage: TIL111	±1.5 kV
TIL114, TIL116, TIL117	±2.5 kV
Collector-Base Voltage	70 V
Collector-Emitter Voltage (See Note 1)	30 V
Emitter-Collector Voltage	7 V
Emitter-Base Voltage	7 V
Input-Diode Reverse Voltage	3 V
Input Diode Continuous Forward Current at (or below) 25°C Free-Air Temperature (See Note 2)	100 mA
Continuous Power Dissipation at (or below) 25°C Free-Air Temperature:	
Infrared-Emitting Diode (See Note 3)	150 mW
Phototransistor (See Note 4)	150 mW
Total, Infrared-Emitting Diode plus Phototransistor (See Note 5)	250 mW
Storage Temperature Range	-55°C to 150°C
Lead Temperature 1.6 mm (1/16 Inch) from Case for 10 Seconds	260°C

- NOTES:**
1. This value applies when the base-emitter diode is open circuited.
 2. Derate linearly to 100°C free-air temperature at the rate of 1.33 mA/°C.
 3. Derate linearly to 100°C free-air temperature at the rate of 2 mW/°C.
 4. Derate linearly to 100°C free-air temperature at the rate of 2 mW/°C.
 5. Derate linearly to 100°C free-air temperature at the rate of 3.33 mW/°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1983, Texas Instruments Incorporated

**TIL111, TIL114, TIL116, TIL117
OPTOCOUPLEDERS**

electrical characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS	TIL111 TIL114			TIL116			TIL117			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_{(BR)CBO}$	Collector-Base Breakdown Voltage	$I_C = 10 \mu A, I_E = 0, I_F = 0$	70			70			70			V
	Collector-Emitter Breakdown Voltage	$I_C = 1 mA, I_B = 0, I_F = 0$	30			30			30			V
$V_{(BR)EBO}$	Emitter-Base Breakdown Voltage	$I_E = 10 \mu A, I_C = 0, I_F = 0$	7			7			7			V
I_R	Input Diode Static Reverse Current	$V_R = 3 V$	10			10			10			μA
$I_{C(on)}$	On-State Collector Current	Phototransistor Operation $V_{CE} = 0.4 V, I_B = 0, I_F = 16 mA$	2 7									mA
		$V_{CE} = 10 V, I_B = 0, I_F = 10 mA$				2 5			5 9			
	Photodiode Operation	$V_{CB} = 0.4 V, I_E = 0, I_F = 16 mA$	7 20			7 20			7 20			μA
$I_{C(off)}$	Off-State Collector Current	Phototransistor Operation $V_{CE} = 10 V, I_B = 0, I_F = 0$	1 50			1 50			1 50			nA
		Photodiode Operation $V_{CB} = 10 V, I_E = 0, I_F = 0$	0.1 20			0.1 20			0.1 20			
h_{FE}	Transistor Static Forward Current Transfer Ratio	$V_{CE} = 5 V, I_C = 10 mA, I_F = 0$	100 300						200 550			
		$V_{CE} = 5 V, I_C = 100 \mu A, I_F = 0$				100 300						
V_F	Input Diode Static Forward Voltage	$I_F = 16 mA$	1.2 1.4						1.2 1.4			V
		$I_F = 60 mA$				1.25 1.5						
$V_{CE(sat)}$	Collector-Emitter Saturation Voltage	$I_C = 2 mA, I_B = 0, I_F = 16 mA$	0.25 0.4									V
		$I_C = 2.2 mA, I_B = 0, I_F = 15 mA$				0.25 0.4						
		$I_C = 0.5 mA, I_B = 0, I_F = 10 mA$							0.25 0.4			
r_{iO}	Input-to-Output Internal Resistance	$V_{in-out} = \pm 1.5 kV$ for TIL111, $\pm 2.5 kV$ for all others, See Note 6	10^{11}			10^{11}			10^{11}			Ω
C_{iO}	Input-to-Output Capacitance	$V_{in-out} = 0, f = 1 MHz$, See Note 6	1 1.3			1 1.3			1 1.3			pF

NOTE 6 These parameters are measured between both input diode leads shorted together and all the phototransistor leads shorted together.

switching characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS	TIL111 TIL114			TIL116			TIL117			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t_r	Rise Time	Phototransistor Operation $V_{CC} = 10 V, R_L = 100 \Omega, I_{C(on)} = 2 mA$, See Test Circuit A of Figure 1	5 10			5 10			5 10			μs
t_f	Fall Time		5 10			5 10			5 10			
t_r	Rise Time	Photodiode Operation $V_{CC} = 10 V, R_L = 1 k\Omega, I_{C(on)} = 20 \mu A$, See Test Circuit B of Figure 1	1			1			1			μs
t_f	Fall Time		1			1			1			

TIL111, TIL114, TIL116, TIL117
OPTOCOUPERS

PARAMETER MEASUREMENT INFORMATION




FIGURE 1—SWITCHING TIMES

TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3

**TIL111, TIL114, TIL116, TIL117
OPTOCOUPERS**

TYPICAL CHARACTERISTICS




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7





- NOTES: 7 Pulse operation of input diode is required for operation beyond limits shown by dotted lines.
8 These parameters were measured using pulse techniques: $t_w = 1$ ms, duty cycle $\leq 2\%$



POST OFFICE BOX 655303 • DALLAS, TEXAS 75266

**TIL111, TIL114, TIL116, TIL117
OPTOCOUPERS**

TYPICAL CHARACTERISTICS



NOTE 7: These parameters were measured using pulse techniques. $t_w = 1$ ms, duty cycle = 2%



TIP120/121/122
TIP125/126/127


COMPLEMENTARY SILICON POWER DARLINGTON TRANSISTORS

■ SGS-THOMSON PREFERRED SALESTYPES


DESCRIPTION

The TIP120, TIP121 and TIP122 are silicon epitaxial-base NPN power transistors in monolithic Darlington configuration Jedec TO-220 plastic package, intended for use in power linear and switching applications.

The complementary PNP types are TIP125, TIP126 and TIP127.



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value			Unit	
		NPN	TIP120	TIP121		TIP122
		PNP	TIP125	TIP126		TIP127
V_{CBO}	Collector-Base Voltage ($I_E = 0$)	60	80	100	V	
V_{CEO}	Collector-Emitter Voltage ($I_B = 0$)	60	80	100	V	
V_{EBO}	Emitter-Base Voltage ($I_C = 0$)	5			V	
I_C	Collector Current	5			A	
I_{CM}	Collector Peak Current	8			A	
I_B	Base Current	0.1			A	
P_{tot}	Total Dissipation at $T_{case} \leq 25^\circ\text{C}$ $T_{amb} \leq 25^\circ\text{C}$	65			W	
		2			W	
T_{stg}	Storage Temperature	-65 to 150			$^\circ\text{C}$	
T_j	Max. Operating Junction Temperature	150			$^\circ\text{C}$	

* For PNP types voltage and current values are negative.

TIP120/TIP121/TIP122/TIP125/TIP126/TIP127**THERMAL DATA**

$R_{thj-case}$	Thermal Resistance Junction-case	Max	1.92	$^{\circ}\text{C}/\text{W}$
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max	62.5	$^{\circ}\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^{\circ}\text{C}$ unless otherwise specified)


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{CEO}	Collector Cut-off Current ($I_B = 0$)	for TIP120/125 $V_{CE} = 30\text{ V}$ for TIP121/126 $V_{CE} = 40\text{ V}$ for TIP122/127 $V_{CE} = 50\text{ V}$			0.5 0.5 0.5	mA mA mA
I_{CBO}	Collector Cut-off Current ($I_B = 0$)	for TIP120/125 $V_{CE} = 60\text{ V}$ for TIP121/126 $V_{CE} = 80\text{ V}$ for TIP122/127 $V_{CE} = 100\text{ V}$			0.2 0.2 0.2	mA mA mA
I_{EBO}	Emitter Cut-off Current ($I_C = 0$)	$V_{EB} = 5\text{ V}$			2	mA
$V_{CEO(sus)}^*$	Collector-Emitter Sustaining Voltage ($I_B = 0$)	$I_C = 30\text{ mA}$ for TIP120/125 for TIP121/126 for TIP122/127	60 80 100			V V V
$V_{CE(sat)}^*$	Collector-Emitter Saturation Voltage	$I_C = 3\text{ A}$ $I_B = 12\text{ mA}$ $I_C = 5\text{ A}$ $I_B = 20\text{ mA}$			2 4	V V
$V_{BE(on)}^*$	Base-Emitter Voltage	$I_C = 3\text{ A}$ $V_{CE} = 3\text{ V}$			2.5	V
h_{FE}^*	DC Current Gain	$I_C = 0.5\text{ A}$ $V_{CE} = 3\text{ V}$ $I_C = 3\text{ A}$ $V_{CE} = 3\text{ V}$	1000 1000			

* For PNP types voltage and current values are negative.

TIP120/TIP121/TIP122/TIP125/TIP126/TIP127

TO-220 MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.40		4.60	0.173		0.181
C	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
E	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151



TIP120/TIP121/TIP122/TIP125/TIP126/TIP127

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A

TL071, TL071A, TL071B, TL072
TL072A, TL072B, TL074, TL074A, TL074B
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion
0.003% Typ
- Low Noise
 $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$ Typ at $f = 1 \text{ kHz}$
- High Input Impedance . . . JFET Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate . . . $13 \text{ V}/\mu\text{s}$ Typ
- Common-Mode Input Voltage Range
Includes V_{CC+}

description

The JFET-input operational amplifiers in the TL07_ series are designed as low-noise versions of the TL08_ series amplifiers with low input bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07_ series ideally suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from –40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of –55°C to 125°C.

AVAILABLE OPTIONS

TA	V _{IO} max AT 25°C	PACKAGE							
		SMALL OUTLINE (D)†	CHIP CARRIER (FK)	CERAMIC DIP (J)	CERAMIC DIP (JG)	PLASTIC DIP (N)	PLASTIC DIP (P)	TSSOP PACKAGE (PW)	FLAT PACKAGE (W)
0°C to 70°C	10 mV 6 mV 3 mV	TL071CD TL071ACD TL071BCD	—	—	—	—	TL071CP TL071ACP TL071BCP	TL071CPWLE — —	—
	10 mV 6 mV 3 mV	TL072CD TL072ACD TL072BCD	—	—	—	—	TL072CP TL072ACP TL072BCP	TL072CPWLE — —	—
	10 mV 6 mV 3 mV	TL074CD TL074ACD TL074BCD	—	—	—	TL074CN TL074ACN TL074BCN	—	TL074CPWLE —	—
–40°C to 85°C	6 mV	TL071ID TL072ID TL074ID	—	—	—	— — TL074IN	TL071IP TL072IP —	—	—
–55°C to 125°C	6 mV 6 mV 9 mV	—	TL071MFK TL072MFK TL074MFK	— — TL074MJ	TL071MJG TL072MJG —	— — TL074MN	— TL072MP —	—	— — TL074MW

† The D package is available taped and reeled. Add the suffix R to the device type (e.g., TL071CDR). The PW package is only available left-ended taped and reeled (e.g., TL072CPWLE).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

1



**TL071, TL071A, TL071B, TL072
TL072A, TL072B, TL074, TL074A, TL074B
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996




NC – No internal connection

symbols



TL071, TL071A, TL071B, TL072
 TL072A, TL072B, TL074, TL074A, TL074B
 LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

schematic (each amplifier)



All component values shown are nominal.

COMPONENT COUNT†			
COMPONENT TYPE	TL071	TL072	TL074
Resistors	11	22	44
Transistors	14	28	56
JFET	2	4	6
Diodes	1	2	4
Capacitors	1	2	4
epi-FET	1	2	4

† Includes bias and trim circuitry



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TL071, TL071A, TL071B, TL072
TL072A, TL072B, TL074, TL074A, TL074B
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS**

SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	18 V
Supply voltage, V_{CC-} (see Note 1)	-18 V
Differential input voltage, V_{ID} (see Note 2)	± 30 V
Input voltage, V_I (see Notes 1 and 3)	± 15 V
Duration of output short circuit (see Note 4)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : C suffix	0°C to 70°C
I suffix	-40°C to 85°C
M suffix	-55°C to 125°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: J, JG, or W package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, P, or PW package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
2. Differential voltages are at $IN+$ with respect to $IN-$.
3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D (8 pin)	680 mW	5.8 mW/°C	33°C	465 mW	378 mW	N/A
D (14 pin)	680 mW	7.6 mW/°C	60°C	604 mW	490 mW	N/A
FK	680 mW	11.0 mW/°C	88°C	680 mW	680 mW	273 mW
J	680 mW	11.0 mW/°C	88°C	680 mW	680 mW	273 mW
JG	680 mW	8.4 mW/°C	69°C	672 mW	546 mW	210 mW
N	680 mW	9.2 mW/°C	76°C	680 mW	597 mW	N/A
P	680 mW	8.0 mW/°C	65°C	640 mW	520 mW	N/A
PW (8 pin)	525 mW	4.2 mW/°C	70°C	525 mW	N/A	N/A
PW (14 pin)	700 mW	5.6 mW/°C	70°C	700 mW	N/A	N/A
W	680 mW	8.0 mW/°C	65°C	640 mW	520 mW	200 mW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TL071, TL071A, TL071B, TL072
 TL072A, TL072B, TL074, TL074A, TL074B
 LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

electrical characteristics, $V_{CC\pm} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T_A ‡	TL071M TL072M			TL074M			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_O = 0, R_S = 50 \Omega$	25°C		3	6		3	9	mV
		Full range			9			15	
α_{VIO} Temperature coefficient of input offset voltage	$V_O = 0, R_S = 50 \Omega$	Full range		18			18		$\mu V/^\circ C$
I_{IO} Input offset current	$V_O = 0$	25°C		5	100		5	100	pA
		Full range			20			20	nA
I_{IB} Input bias current‡	$V_O = 0$	25°C		65	200		65	200	pA
		Full range			50			50	nA
V_{ICR} Common-mode input voltage range		25°C	± 11	-12 to 15		± 11	-12 to 15		V
V_{OM} Maximum peak output voltage swing	$R_L = 10 k\Omega$	25°C	± 12	± 13.5		± 12	± 13.5		V
	$R_L \geq 10 k\Omega$	Full range	± 12		± 12				
	$R_L \geq 2 k\Omega$		± 10		± 10				
A_{VD} Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L \geq 2 k\Omega$	25°C		35	200		35	200	V/mV
				15			15		
B_1 Unity-gain bandwidth	$T_A = 25^\circ C$			3			3		MHz
r_i Input resistance	$T_A = 25^\circ C$			10^{12}			10^{12}		Ω
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_S = 50 \Omega$	25°C		80	86		80	86	dB
k_{SVR} Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC} = \pm 9$ V to ± 15 V, $V_O = 0, R_S = 50 \Omega$	25°C		80	86		80	86	dB
I_{CC} Supply current (each amplifier)	$V_O = 0, \text{No load}$	25°C		1.4	2.5		1.4	2.5	mA
V_{O1}/V_{O2} Crosstalk attenuation	$A_{VD} = 100$	25°C		120			120		dB

† Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 4. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

‡ All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified. Full range is $T_A = -55^\circ C$ to $125^\circ C$.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TL071, TL071A, TL071B, TL072
 TL072A, TL072B, TL074, TL074A, TL074B
 LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TL07xM			ALL OTHERS			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain $V_i = 10\text{ V}$, $C_L = 100\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 1	5	13		8	13		$\text{V}/\mu\text{s}$
t_r	Rise time overshoot factor $V_i = 20\text{ mV}$, $C_L = 100\text{ pF}$, $R_L = 2\text{ k}\Omega$, See Figure 1	0.1			0.1			μs
		20%			20%			
V_n	Equivalent input noise voltage $R_S = 20\ \Omega$	$f = 1\text{ kHz}$			18			$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{ Hz to } 10\text{ kHz}$			4			μV
I_n	Equivalent input noise current $R_S = 20\ \Omega$, $f = 1\text{ kHz}$	0.01			0.01			$\text{pA}/\sqrt{\text{Hz}}$
THD	Total harmonic distortion $V_{i\text{rms}} = 6\text{ V}$, $R_L \geq 2\text{ k}\Omega$, $f = 1\text{ kHz}$, $A_{VD} = 1$, $R_S \leq 1\text{ k}\Omega$	0.003%			0.003%			

PARAMETER MEASUREMENT INFORMATION




Figure 1. Unity-Gain Amplifier




Figure 2. Gain-of-10 Inverting Amplifier




Figure 3. Input Offset Voltage Null Circuit



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TL071, TL071A, TL071B, TL072
 TL072A, TL072B, TL074, TL074A, TL074B
 LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

TYPICAL CHARACTERISTICS†




Figure 4




Figure 5




Figure 6




Figure 7

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

**TL071, TL071A, TL071B, TL072
TL072A, TL072B, TL074, TL074A, TL074B**
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

TYPICAL CHARACTERISTICS†




Figure 8




Figure 9




Figure 10






Figure 11

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TL071, TL071A, TL071B, TL072
 TL072A, TL072B, TL074, TL074A, TL074B
 LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
 SLCS080D - SEPTEMBER 1978 - REVISED AUGUST 1996



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TL071, TL071A, TL071B, TL072
TL072A, TL072B, TL074, TL074A, TL074B
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

TYPICAL CHARACTERISTICS†




Figure 14




Figure 15




Figure 16




Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TL071, TL071A, TL071B, TL072
 TL072A, TL072B, TL074, TL074A, TL074B
 LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

TYPICAL CHARACTERISTICS




Figure 18




Figure 19




Figure 20




Figure 21



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TL071, TL071A, TL071B, TL072
TL072A, TL072B, TL074, TL074A, TL074B
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

TYPICAL CHARACTERISTICS




Figure 22

TL071, TL071A, TL071B, TL072
 TL072A, TL072B, TL074, TL074A, TL074B
 LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

APPLICATION INFORMATION

Table of Application Diagrams

APPLICATION DIAGRAM	PART NUMBER	FIGURE
0.5-Hz square-wave oscillator	TL071	23
High-Q notch filter	TL071	24
Audio-distribution amplifier	TL074	25
100-kHz quadrature oscillator	TL072	26
AC amplifier	TL071	27




Figure 23. 0.5-Hz Square-Wave Oscillator




Figure 24. High-Q Notch Filter





Figure 25. Audio-Distribution Amplifier



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TL071, TL071A, TL071B, TL072
TL072A, TL072B, TL074, TL074A, TL074B
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS
 SLOS080D – SEPTEMBER 1978 – REVISED AUGUST 1996

APPLICATION INFORMATION



NOTE A: These resistor values may be adjusted for a symmetrical output.

Figure 26. 100-kHz Quadrature Oscillator




Figure 27. AC Amplifier



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics, $V_{CC\pm} = \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T_A ‡	TL071C TL072C TL074C			TL071AC TL072AC TL074AC			TL071BC TL072BC TL074BC			TL071I TL072I TL074I			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
			V_{IO}	Input offset voltage	$V_O = 0, R_G = 50\ \Omega$	25°C			3	10	3	6	2	3	
			Full range			13		7.5		5		8			
α_{VIO}	Temperature coefficient of input offset voltage	$V_O = 0, R_G = 50\ \Omega$	Full range			18		18		18		18		$\mu\text{V}/^\circ\text{C}$	
I_{IO}	Input offset current	$V_O = 0$	25°C			5	100	5	100	5	100	5	100	pA	
			Full range			10		2		2		2		nA	
I_{IB}	Input bias current§	$V_O = 0$	25°C			65	200	65	200	65	200	65	200	pA	
			Full range			7		7		7		20		nA	
V_{ICR}	Common-mode input voltage range		25°C			-12 ±11 to 15		-12 ±11 to 15		-12 ±11 to 15		-12 ±11 to 15		V	
V_{OM}	Maximum peak output voltage swing	$R_L = 10\ \text{k}\Omega$	25°C			±12	±13.5	±12	±13.5	±12	±13.5	±12	±13.5	V	
		$R_L \geq 10\ \text{k}\Omega$	Full range			±12		±12		±12		±12			
		$R_L \geq 2\ \text{k}\Omega$	Full range			±10		±10		±10		±10			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10\ \text{V}, R_L \geq 2\ \text{k}\Omega$	25°C			25	200	50	200	50	200	50	200	V/mV	
			Full range			15		25		25		25			
B_1	Unity-gain bandwidth		25°C			3		3		3		3		MHz	
r_i	Input resistance		25°C			10^{12}		10^{12}		10^{12}		10^{12}		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}, V_O = 0, R_G = 50\ \Omega$	25°C			70	100	75	100	75	100	75	100	dB	
K_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = \pm 9\ \text{V to } \pm 15\ \text{V}, V_O = 0, R_G = 50\ \Omega$	25°C			70	100	80	100	80	100	80	100	dB	
I_{CC}	Supply current (each amplifier)	$V_O = 0, \text{ No load}$	25°C			1.4	2.5	1.4	2.5	1.4	2.5	1.4	2.5	mA	
V_{O1}/V_{O2}	Crosstalk attenuation	$A_{VD} = 100$	25°C			120		120		120		120		dB	

† All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified.

‡ Full range is $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ for TL07_C, TL07_AC, TL07_BC and is $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ for TL07_I.

§ Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 4. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.



 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TL071, TL071A, TL071B, TL072, TL072A, TL072B, TL072C, TL072D, TL074, TL074A, TL074B, TL074C, TL074D, TL074E, TL074F, TL074G, TL074H, TL074I, TL074J, TL074K, TL074L, TL074M, TL074N, TL074O, TL074P, TL074Q, TL074R, TL074S, TL074T, TL074U, TL074V, TL074W, TL074X, TL074Y, TL074Z, TL074AA, TL074AB, TL074AC, TL074AD, TL074AE, TL074AF, TL074AG, TL074AH, TL074AI, TL074AJ, TL074AK, TL074AL, TL074AM, TL074AN, TL074AO, TL074AP, TL074AQ, TL074AR, TL074AS, TL074AT, TL074AU, TL074AV, TL074AW, TL074AX, TL074AY, TL074AZ, TL074BA, TL074BB, TL074BC, TL074BD, TL074BE, TL074BF, TL074BG, TL074BH, TL074BI, TL074BJ, TL074BK, TL074BL, TL074BM, TL074BN, TL074BO, TL074BP, TL074BQ, TL074BR, TL074BS, TL074BT, TL074BU, TL074BV, TL074BW, TL074BX, TL074BY, TL074BZ, TL074CA, TL074CB, TL074CC, TL074CD, TL074CE, TL074CF, TL074CG, TL074CH, TL074CI, TL074CJ, TL074CK, TL074CL, TL074CM, TL074CN, TL074CO, TL074CP, TL074CQ, TL074CR, TL074CS, TL074CT, TL074CU, TL074CV, TL074CW, TL074CX, TL074CY, TL074CZ, TL074DA, TL074DB, TL074DC, TL074DD, TL074DE, TL074DF, TL074DG, TL074DH, TL074DI, TL074DJ, TL074DK, TL074DL, TL074DM, TL074DN, TL074DO, TL074DP, TL074DQ, TL074DR, TL074DS, TL074DT, TL074DU, TL074DV, TL074DW, TL074DX, TL074DY, TL074DZ, TL074EA, TL074EB, TL074EC, TL074ED, TL074EE, TL074EF, TL074EG, TL074EH, TL074EI, TL074EJ, TL074EK, TL074EL, TL074EM, TL074EN, TL074EO, TL074EP, TL074EQ, TL074ER, TL074ES, TL074ET, TL074EU, TL074EV, TL074EW, TL074EX, TL074EY, TL074EZ, TL074FA, TL074FB, TL074FC, TL074FD, TL074FE, TL074FF, TL074FG, TL074FH, TL074FI, TL074FJ, TL074FK, TL074FL, TL074FM, TL074FN, TL074FO, TL074FP, TL074FQ, TL074FR, TL074FS, TL074FT, TL074FU, TL074FV, TL074FW, TL074FX, TL074FY, TL074FZ, TL074GA, TL074GB, TL074GC, TL074GD, TL074GE, TL074GF, TL074GG, TL074GH, TL074GI, TL074GJ, TL074GK, TL074GL, TL074GM, TL074GN, TL074GO, TL074GP, TL074GQ, TL074GR, TL074GS, TL074GT, TL074GU, TL074GV, TL074GW, TL074GX, TL074GY, TL074GZ, TL074HA, TL074HB, TL074HC, TL074HD, TL074HE, TL074HF, TL074HG, TL074HH, TL074HI, TL074HJ, TL074HK, TL074HL, TL074HM, TL074HN, TL074HO, TL074HP, TL074HQ, TL074HR, TL074HS, TL074HT, TL074HU, TL074HV, TL074HW, TL074HX, TL074HY, TL074HZ, TL074IA, TL074IB, TL074IC, TL074ID, TL074IE, TL074IF, TL074IG, TL074IH, TL074II, TL074IJ, TL074IK, TL074IL, TL074IM, TL074IN, TL074IO, TL074IP, TL074IQ, TL074IR, TL074IS, TL074IT, TL074IU, TL074IV, TL074IW, TL074IX, TL074IY, TL074IZ, TL074JA, TL074JB, TL074JC, TL074JD, TL074JE, TL074JF, TL074JG, TL074JH, TL074JI, TL074JJ, TL074JK, TL074JL, TL074JM, TL074JN, TL074JO, TL074JP, TL074JQ, TL074JR, TL074JS, TL074JT, TL074JU, TL074JV, TL074JW, TL074JX, TL074JY, TL074JZ, TL074KA, TL074KB, TL074KC, TL074KD, TL074KE, TL074KF, TL074KG, TL074KH, TL074KI, TL074KJ, TL074KK, TL074KL, TL074KM, TL074KN, TL074KO, TL074KP, TL074KQ, TL074KR, TL074KS, TL074KT, TL074KU, TL074KV, TL074KW, TL074KX, TL074KY, TL074KZ, TL074LA, TL074LB, TL074LC, TL074LD, TL074LE, TL074LF, TL074LG, TL074LH, TL074LI, TL074LJ, TL074LK, TL074LL, TL074LM, TL074LN, TL074LO, TL074LP, TL074LQ, TL074LR, TL074LS, TL074LT, TL074LU, TL074LV, TL074LW, TL074LX, TL074LY, TL074LZ, TL074MA, TL074MB, TL074MC, TL074MD, TL074ME, TL074MF, TL074MG, TL074MH, TL074MI, TL074MJ, TL074MK, TL074ML, TL074MN, TL074MO, TL074MP, TL074MQ, TL074MR, TL074MS, TL074MT, TL074MU, TL074MV, TL074MW, TL074MX, TL074MY, TL074MZ, TL074NA, TL074NB, TL074NC, TL074ND, TL074NE, TL074NF, TL074NG, TL074NH, TL074NI, TL074NJ, TL074NK, TL074NL, TL074NM, TL074NN, TL074NO, TL074NP, TL074NQ, TL074NR, TL074NS, TL074NT, TL074NU, TL074NV, TL074NW, TL074NX, TL074NY, TL074NZ, TL074OA, TL074OB, TL074OC, TL074OD, TL074OE, TL074OF, TL074OG, TL074OH, TL074OI, TL074OJ, TL074OK, TL074OL, TL074OM, TL074ON, TL074OO, TL074OP, TL074OQ, TL074OR, TL074OS, TL074OT, TL074OU, TL074OV, TL074OW, TL074OX, TL074OY, TL074OZ, TL074PA, TL074PB, TL074PC, TL074PD, TL074PE, TL074PF, TL074PG, TL074PH, TL074PI, TL074PJ, TL074PK, TL074PL, TL074PM, TL074PN, TL074PO, TL074PP, TL074PQ, TL074PR, TL074PS, TL074PT, TL074PU, TL074PV, TL074PW, TL074PX, TL074PY, TL074PZ, TL074QA, TL074QB, TL074QC, TL074QD, TL074QE, TL074QF, TL074QG, TL074QH, TL074QI, TL074QJ, TL074QK, TL074QL, TL074QM, TL074QN, TL074QO, TL074QP, TL074QQ, TL074QR, TL074QS, TL074QT, TL074QU, TL074QV, TL074QW, TL074QX, TL074QY, TL074QZ, TL074RA, TL074RB, TL074RC, TL074RD, TL074RE, TL074RF, TL074RG, TL074RH, TL074RI, TL074RJ, TL074RK, TL074RL, TL074RM, TL074RN, TL074RO, TL074RP, TL074RQ, TL074RR, TL074RS, TL074RT, TL074RU, TL074RV, TL074RW, TL074RX, TL074RY, TL074RZ, TL074SA, TL074SB, TL074SC, TL074SD, TL074SE, TL074SF, TL074SG, TL074SH, TL074SI, TL074SJ, TL074SK, TL074SL, TL074SM, TL074SN, TL074SO, TL074SP, TL074SQ, TL074SR, TL074SS, TL074ST, TL074SU, TL074SV, TL074SW, TL074SX, TL074SY, TL074SZ, TL074TA, TL074TB, TL074TC, TL074TD, TL074TE, TL074TF, TL074TG, TL074TH, TL074TI, TL074TJ, TL074TK, TL074TL, TL074TM, TL074TN, TL074TO, TL074TP, TL074TQ, TL074TR, TL074TS, TL074TT, TL074TU, TL074TV, TL074TW, TL074TX, TL074TY, TL074TZ, TL074UA, TL074UB, TL074UC, TL074UD, TL074UE, TL074UF, TL074UG, TL074UH, TL074UI, TL074UJ, TL074UK, TL074UL, TL074UM, TL074UN, TL074UO, TL074UP, TL074UQ, TL074UR, TL074US, TL074UT, TL074UU, TL074UV, TL074UW, TL074UX, TL074UY, TL074UZ, TL074VA, TL074VB, TL074VC, TL074VD, TL074VE, TL074VF, TL074VG, TL074VH, TL074VI, TL074VJ, TL074VK, TL074VL, TL074VM, TL074VN, TL074VO, TL074VP, TL074VQ, TL074VR, TL074VS, TL074VT, TL074VU, TL074VV, TL074VW, TL074VX, TL074VY, TL074VZ, TL074WA, TL074WB, TL074WC, TL074WD, TL074WE, TL074WF, TL074WG, TL074WH, TL074WI, TL074WJ, TL074WK, TL074WL, TL074WM, TL074WN, TL074WO, TL074WP, TL074WQ, TL074WR, TL074WS, TL074WT, TL074WU, TL074WV, TL074WW, TL074WX, TL074WY, TL074WZ, TL074XA, TL074XB, TL074XC, TL074XD, TL074XE, TL074XF, TL074XG, TL074XH, TL074XI, TL074XJ, TL074XK, TL074XL, TL074XM, TL074XN, TL074XO, TL074XP, TL074XQ, TL074XR, TL074XS, TL074XT, TL074XU, TL074XV, TL074XW, TL074XX, TL074XY, TL074XZ, TL074YA, TL074YB, TL074YC, TL074YD, TL074YE, TL074YF, TL074YG, TL074YH, TL074YI, TL074YJ, TL074YK, TL074YL, TL074YM, TL074YN, TL074YO, TL074YP, TL074YQ, TL074YR, TL074YS, TL074YT, TL074YU, TL074YV, TL074YW, TL074YX, TL074YY, TL074YZ, TL074ZA, TL074ZB, TL074ZC, TL074ZD, TL074ZE, TL074ZF, TL074ZG, TL074ZH, TL074ZI, TL074ZJ, TL074ZK, TL074ZL, TL074ZM, TL074ZN, TL074ZO, TL074ZP, TL074ZQ, TL074ZR, TL074ZS, TL074ZT, TL074ZU, TL074ZV, TL074ZW, TL074ZX, TL074ZY, TL074ZZ


OP07C, OP07D, OP07Y PRECISION OPERATIONAL AMPLIFIERS

SLOS099B – OCTOBER 1983 – REVISED AUGUST 1996

- Low Noise
- No External Components Required
- Replaces Chopper Amplifiers at a Lower Cost
- Single-Chip Monolithic Fabrication
- Wide Input Voltage Range
0 to ±14 V Typ
- Wide Supply Voltage Range
±3 V to ±18 V
- Essentially Equivalent to Fairchild μ A714 Operational Amplifiers
- Direct Replacement for PMI OP07C and OP07D



symbol



description

These devices represent a breakthrough in operational amplifier performance. Low offset and long-term stability are achieved by means of a low-noise, chopperless, bipolar-input-transistor amplifier circuit. For most applications, external components are not required for offset nulling and frequency compensation. The true differential input, with a wide input voltage range and outstanding common-mode rejection, provides maximum flexibility and performance in high-noise environments and in noninverting applications. Low bias currents and extremely high input impedances are maintained over the entire temperature range. The OP07 is unsurpassed for low-noise, high-accuracy amplification of very low-level signals.

These devices are characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

T _A	V _{IO} max AT 25°C	PACKAGED DEVICES		CHIP FORM (Y)
		SMALL OUTLINE (D)	PLASTIC DIP (P)	
0°C to 70°C	150 μV	OP07CD OP07DD	OP07CP OP07DP	OP07Y

The D package is available taped and reeled. Add the suffix R to the device type (e.g., OP07CDR). The chip form is tested at T_A = 25°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1996, Texas Instruments Incorporated

**OP07C, OP07D, OP07Y
PRECISION OPERATIONAL AMPLIFIERS**

SLOS099B – OCTOBER 1983 – REVISED AUGUST 1996

OP07Y chip information


These chips, properly assembled, display characteristics similar to the OP07. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



**OP07C, OP07D, OP07Y
PRECISION OPERATIONAL AMPLIFIERS**

SLOS099B – OCTOBER 1983 – REVISED AUGUST 1996

schematic



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC+} (see Note 1)	22 V
Supply voltage, V_{CC-}	-22 V
Differential input voltage (see Note 2)	± 30 V
Input voltage, V_I (either input, see Note 3)	± 22 V
Duration of output short circuit (see Note 4)	unlimited
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 5)	500 mW
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

- NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at IN+ with respect to IN-.
 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
 4. The output may be shorted to ground or either power supply.
 5. For operation above 64°C free-air temperature, derate the D package to 464 mW at 70°C at the rate of 5.8 mW/°C.

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, $V_{CC\pm}$	± 3	± 18	V
Common-mode input voltage, V_{IC}	$V_{CC\pm} \pm 15$ V		V
Operating free-air temperature, T_A	0	70	°C



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

4

electrical characteristics at specified free-air temperature, $V_{CC} \pm \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	T _A	OP07C			OP07D			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{IO} Input offset voltage	V _O = 0, R _S = 50 Ω	25°C	60	150	60	150	μV		
		0°C to 70°C	85	250	85	250			
α _{VIO} Temperature coefficient of input offset voltage	V _O = 0, R _S = 50 Ω	0°C to 70°C	0.5	1.8	0.7	2.5	μV/°C		
Long-term drift of input offset voltage	See Note 6		0.4		0.5		μV/mo		
Offset adjustment range	R _S = 20 kΩ, See Figure 1	25°C	±4		±4		mV		
I _{IO} Input offset current		25°C	0.8	6	0.8	6	nA		
		0°C to 70°C	1.6	8	1.6	8			
α _{IIO} Temperature coefficient of input offset current		0°C to 70°C	12	50	12	50	pA/°C		
I _{IB} Input bias current		25°C	±1.8	±7	±2	±12	nA		
		0°C to 70°C	±2.2	±9	±3	±14			
α _{IIB} Temperature coefficient of input bias current		0°C to 70°C	18	50	18	50	pA/°C		
V _{ICR} Common-mode input voltage range		25°C	±13	±14	±13	±14	V		
		0°C to 70°C	±13	±13.5	±13	±13.5			
V _{OM} Peak output voltage	R _L ≥ 10 kΩ	25°C	±12	±13	±12	±13	V		
	R _L ≥ 2 kΩ		±11.5	±12.8	±11.5	±12.8			
	R _L ≥ 1 kΩ		±12		±12				
	R _L ≥ 2 kΩ	0°C to 70°C	±11	±12.6	±11	±12.6			
A _{VD} Large-signal differential voltage amplification	V _{CC±} = ±3 V, V _O = ±0.5 V, R _L ≥ 500 kΩ	25°C	100	400	400	V/mV			
	V _O = ±10 V, R _L = 2 kΩ	25°C	120	400	120		400		
		0°C to 70°C	100	400	100		400		
B ₁ Unity-gain bandwidth		25°C	0.4	0.6	0.4	0.6	MHz		
r _i Input resistance		25°C	8	33	7	31	MΩ		
CMRR Common-mode rejection ratio	V _{IC} = ±13 V, R _S = 50 Ω	25°C	100	120	94	110	dB		
		0°C to 70°C	97	120	94	106			
k _{SVS} Supply voltage sensitivity (ΔV _{IO} /ΔV _{CC})	V _{CC±} = ±3 V to ±18 V, R _S = 50 Ω	25°C	7	32	7	32	μV/V		
		0°C to 70°C	10	51	10	51			
P _D Power dissipation	V _O = 0, No load	25°C	80	150	80	150	mW		
	V _{CC±} = ±3 V, V _O = 0, No load		4	8	4	8			

† All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise noted.

NOTE 6: Since long-term drift cannot be measured on the individual devices prior to shipment, this specification is not intended to be a warranty. It is an engineering estimate of the averaged trend line of drift versus time over extended periods after the first thirty days of operation.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TEXAS INSTRUMENTS

OP07C, OP97D, OP07Y
PRECISION OPERATIONAL AMPLIFIERS

SLOS099B – OCTOBER 1993 – REVISED AUGUST 1996

OP07C, OP07D, OP07Y PRECISION OPERATIONAL AMPLIFIERS

SLOS099B – OCTOBER 1983 – REVISED AUGUST 1996

operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS†	OP07C			OP07D			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V_N Equivalent input noise voltage	f = 10 Hz		10.5			10.5		nV/ $\sqrt{\text{Hz}}$
	f = 100 Hz		10.2			10.3		
	f = 1 kHz		9.8			9.8		
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 10 Hz		0.38			0.38		μV
I_N Equivalent input noise current	f = 10 Hz		0.35			0.35		pA/ $\sqrt{\text{Hz}}$
	f = 100 Hz		0.15			0.15		
	f = 1 kHz		0.13			0.13		
$I_{N(PP)}$ Peak-to-peak equivalent input noise current	f = 0.1 Hz to 10 Hz		15			15		pA
SR Slew rate	$R_L \geq 2\text{ k}\Omega$		0.3			0.3		V/ μs

† All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise noted.

electrical characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	OP07Y			UNIT
		MIN	TYP	MAX	
V_{IO} Input offset voltage	$R_S = 50\ \Omega$		60	150	μV
Long-term drift of input offset voltage	See Note 6		0.5		$\mu\text{V}/\text{mo}$
Offset adjustment range	$R_S = 20\text{ k}\Omega$, See Figure 1		± 4		mV
I_{IO} Input offset current			0.8	6	nA
I_{IB} Input bias current			± 2	± 12	nA
V_{ICR} Common-mode input voltage range			± 13	± 14	V
V_{OM} Peak output voltage	$R_L \leq 10\text{ k}\Omega$		± 12	± 13	V
	$R_L \leq 2\text{ k}\Omega$		± 11.5	± 12.8	
	$R_L \leq 1\text{ k}\Omega$		± 12		
A_{VD} Large-signal differential voltage amplification	$V_{CC\pm} = \pm 3\text{ V}$, $V_O = \pm 0.5\text{ V}$, $R_L \leq 500\text{ k}\Omega$			400	
	$V_O = \pm 10\text{ V}$, $R_L = 2\text{ k}\Omega$		120	400	
B_1 Unity-gain bandwidth			0.4	0.6	MHz
r_i Input resistance			7	31	M Ω
CMRR Common-mode input resistance	$V_{IC} = \pm 13\text{ V}$, $R_S = 50\ \Omega$		94	110	dB
k_{SVS} Supply-voltage rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 3\text{ V}$ to $\pm 18\text{ V}$, $R_S = 50\ \Omega$		7	32	$\mu\text{V}/\text{V}$
P_D Power dissipation	$V_O = 0$, No load		80	150	M Ω
	$V_{CC\pm} = \pm 3\text{ V}$, $V_O = 0$, No load		4	8	

NOTE 6: Since long-term drift cannot be measured on the individual devices prior to shipment, this specification is not intended to be a warranty. It is an engineering estimate of the averaged trend line of drift versus time over extended periods after the first thirty days of operation.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5

OP07C, OP07D, OP07Y PRECISION OPERATIONAL AMPLIFIERS

SLOS099B – OCTOBER 1983 – REVISED AUGUST 1996

operating characteristics, $V_{CC\pm} = \pm 15\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITION [†]	OP07Y			UNIT
		MIN	TYP	MAX	
V_n Equivalent input noise voltage	$f = 10\text{ Hz}$		10.5		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$		10.3		
	$f = 0.1\text{ Hz to }10\text{ Hz}$		9.8		
$V_{N(\text{PP})}$ Peak-to-peak equivalent input noise voltage	$f = 0.1\text{ Hz to }10\text{ Hz}$		0.38		μV
I_n Equivalent input noise current	$f = 10\text{ Hz}$		0.35		$\text{pA}/\sqrt{\text{Hz}}$
	$f = 100\text{ Hz}$		0.15		
	$f = 1\text{ kHz}$		0.13		
$I_{N(\text{PP})}$ Peak-to-peak equivalent input noise current	$f = 0.1\text{ Hz to }10\text{ Hz}$		15		pA
SR Slew rate	$R_L = 2\text{ k}\Omega$		0.3		$\text{V}/\mu\text{s}$

[†] All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise noted.

APPLICATION INFORMATION




Figure 1. Input Offset Voltage Null Circuit


International
IR Rectifier

PD-9.544A

IRFP054

HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Isolated Central Mounting Hole
- 175°C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements



$$V_{DSS} = 60V$$


$$R_{DS(on)} = 0.014\Omega$$

$$I_D = 70^*A$$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.

DATA
SHEETS

Absolute Maximum Ratings


	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	70*	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	64	
I_{DM}	Pulsed Drain Current ①	360	
$P_D @ T_C = 25^\circ C$	Power Dissipation	230	W
	Linear Derating Factor	1.5	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	640	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.5	V/ns
T_J	Operating Junction and Storage Temperature Range	-55 to +175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf.in (1.1 N.m)	

Thermal Resistance


	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	0.65	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	40	

IRFP054

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{GS}=0V, I_D=250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.056	—	V/°C	Reference to $25^\circ\text{C}, I_D=1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.014	Ω	$V_{GS}=10V, I_D=54A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS}=V_{GS}, I_D=250\mu A$
g_{fs}	Forward Transconductance	25	—	—	S	$V_{DS}=25V, I_D=54A$ ④
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS}=60V, V_{GS}=0V$
		—	—	250		$V_{DS}=48V, V_{GS}=0V, T_J=150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS}=20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS}=-20V$
Q_g	Total Gate Charge	—	—	160	nC	$I_D=64A$
Q_{gs}	Gate-to-Source Charge	—	—	48		$V_{DS}=48V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	54		$V_{GS}=10V$ See Fig. 6 and 13 ④
$t_{d(on)}$	Turn-On Delay Time	—	20	—	ns	$V_{DD}=30V$ $I_D=64A$ $R_G=6.2\Omega$ $R_D=0.45\Omega$ See Figure 10 ④
t_r	Rise Time	—	160	—		
$t_{d(off)}$	Turn-Off Delay Time	—	83	—		
t_f	Fall Time	—	150	—		
L_D	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact 
L_S	Internal Source Inductance	—	13	—		
C_{iss}	Input Capacitance	—	4500	—	pF	$V_{GS}=0V$
C_{oss}	Output Capacitance	—	2000	—		$V_{DS}=25V$
C_{rss}	Reverse Transfer Capacitance	—	300	—		$f=1.0\text{MHz}$ See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	70*	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	360		
V_{SD}	Diode Forward Voltage	—	—	2.5	V	$T_J=25^\circ\text{C}, I_S=90A, V_{GS}=0V$ ④
t_{rr}	Reverse Recovery Time	—	270	540	ns	$T_J=25^\circ\text{C}, I_F=64A$
Q_{rr}	Reverse Recovery Charge	—	1.1	2.2	μC	$di/dt=100A/\mu s$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ② $V_{DD}=25V$, starting $T_J=25^\circ\text{C}$, $L=92\mu H$, $R_G=25\Omega$, $I_{AS}=90A$ (See Figure 12)
- ③ $I_{SD}\leq 90A$, $di/dt\leq 200A/\mu s$, $V_{DD}\leq V_{(BR)DSS}$, $T_J\leq 175^\circ\text{C}$
- ④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.

* Current limited by the package, (Die Current =90A)



IRFP054




Fig 1. Typical Output Characteristics, $T_C=25^\circ\text{C}$




Fig 2. Typical Output Characteristics, $T_C=175^\circ\text{C}$

DATA SHEETS




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

IRFP054




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area



IRFP054




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms

DATA SHEETS




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFP054




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

Appendix B: Package Outline Mechanical Drawing – See page 1511

Appendix C: Part Marking Information – See page 1517

