

### **UNIVERSITATDE BARCELONA**

## **On the use of multilayer hexagonal boron nitride as dielectric in micro/nano-electronic devices**

Yuan Bin

**ADVERTIMENT**. La consulta d'aquesta tesi queda condicionada a l'acceptació de les següents condicions d'ús: La difusió d'aquesta tesi per mitjà del servei TDX (**www.tdx.cat**) i a través del Dipòsit Digital de la UB (**diposit.ub.edu**) ha estat autoritzada pels titulars dels drets de propietat intel·lectual únicament per a usos privats emmarcats en activitats d'investigació i docència. No s'autoritza la seva reproducció amb finalitats de lucre ni la seva difusió i posada a disposició des d'un lloc aliè al servei TDX ni al Dipòsit Digital de la UB. No s'autoritza la presentació del seu contingut en una finestra o marc aliè a TDX o al Dipòsit Digital de la UB (framing). Aquesta reserva de drets afecta tant al resum de presentació de la tesi com als seus continguts. En la utilització o cita de parts de la tesi és obligat indicar el nom de la persona autora.

**ADVERTENCIA**. La consulta de esta tesis queda condicionada a la aceptación de las siguientes condiciones de uso: La difusión de esta tesis por medio del servicio TDR (**www.tdx.cat**) y a través del Repositorio Digital de la UB (**diposit.ub.edu**) ha sido autorizada por los titulares de los derechos de propiedad intelectual únicamente para usos privados enmarcados en actividades de investigación y docencia. No se autoriza su reproducción con finalidades de lucro ni su difusión y puesta a disposición desde un sitio ajeno al servicio TDR o al Repositorio Digital de la UB. No se autoriza la presentación de su contenido en una ventana o marco ajeno a TDR o al Repositorio Digital de la UB (framing). Esta reserva de derechos afecta tanto al resumen de presentación de la tesis como a sus contenidos. En la utilización o cita de partes de la tesis es obligado indicar el nombre de la persona autora.

**WARNING**. On having consulted this thesis you're accepting the following use conditions: Spreading this thesis by the TDX (**www.tdx.cat**) service and by the UB Digital Repository (**diposit.ub.edu**) has been authorized by the titular of the intellectual property rights only for private uses placed in investigation and teaching activities. Reproduction with lucrative aims is not authorized nor its spreading and availability from a site foreign to the TDX service or to the UB Digital Repository. Introducing its content in a window or frame foreign to the TDX service or to the UB Digital Repository is not authorized (framing). Those rights affect to the presentation summary of the thesis as well as to its contents. In the using or citation of parts of the thesis it's obliged to indicate the name of the author.

PhD thesis dissertation

## On the use of multilayer hexagonal boron nitride as dielectric in micro/nano-electronic devices

Author: Mr. Bin Yuan Director: Dr. Mario Lanza



# On the use of multilayer hexagonal boron nitride as dielectric in micro/nano-electronic devices

Memoria presentada para optar al grado de doctor por la

Universidad de Barcelona

Programa de doctorado en Nanociencias

Bir wan to sot

Autor: Mr. Bin Yuan Director: Dr. Mario Lanza Tutor: Dr. Albert Cirera Hernandez



**UNIVERSITATDE BARCELONA** 

To my family,

#### Acknowledgments

First, I would like to thank my supervisor, Professor Mario Lanza, for his help and contribution while pursuing my PhD. There is no doubt that Prof. Mario spent a lot of energy and time on my research design and discussion. During that period, he taught me how to be a qualified researcher and good working habits. After studying and experimenting, I learned more about two-dimensional materials and their application in the electronic field. I am proud to say that my PhD process was great and enjoyable. The memory of this period would be a treasure in my life.

I am grateful to my fellow group members who supported me during my PhD studies. Dr. Tingting Han, Dr. Kaichen Zhu, Ms. Yaqing Shen, Ms. Wenwen Zheng, Ms. Yue Ping, Ms. Yue Yuan, Dr. Jonas Weber, and Dr. Sebastian Pazos significantly helped my research. I am grateful for Dr. Marco Antonio Villena's review of a part of my thesis and for his valuable suggestions. Their hard work and study attitude positively impacted me and motivated me to work hard in the future.

Sincere gratitude should also go to my tutor, Professor Albert Cirera Hernandez, for his guidance, Professor Juan Marcos Fernandez, and Prof. Jordi Colomer Farrarons for providing valuable feedback. I am also thankful to the advising advisory committee members, Dr. Cèsar Ferrater, Dr. Anna Vila, and Dr. Estela Martín, for reviewing my annual report and making useful suggestions.

I also would like to thank the University of Barcelona and the Institute of Functional Nano and Soft Materials (FUNSOM) of Soochow University for providing the environment and platform for my research work. I appreciate the help and advice provided by the laboratory. They are professional in their position and kindly to provide help. The administration staff are also appreciated for their work and help. Finally, many thanks go to my family, especially my wife Huiting Chen, who always supports and encourages me.

## Index

### **Contents**





## Abstract

Electronic devices are becoming increasingly essential for our work and life. The downscaling process of electronic devices, as well as the development of new devices for artificial intelligence and internet of things, are boosting the demand of advanced electronic devices. In this context, dielectric materials are essential building blocks of many electronic devices, as they enable key functionalities like capacitance and memristive effect.

Currently, the dielectric materials most employed by the semiconductor industry (such as high-k materials) face performance and reliability challenges that endanger the correct development of future memory and computing devices. For this reason, a new generation of dielectric materials is desired to overcome the current demands. Twodimensional (2D) materials are considered promising candidates for next-generation electronic devices. In particular, hexagonal boron nitride (h-BN) is a 2D layered material with one of the largest band gaps (5.9 eV), which enables its use as gate insulator of a transistor or a resistive switching layer in memristors.

In this work, we study the dielectric performance of multilayer mechanically exfoliated h-BN stacks in several types of devices. First, we explore the performance of defect-free mechanically exfoliated multilayer h-BN as gate dielectric material. Second, we explore the performance of defect-rich multilayer h-BN stacks, produced via chemical vapor deposition (CVD), as resistive switching layer in memristors with vertical metal-insulator-metal (MIM) structure. And third, we have explored the performance of one-transistor-one-memristor (1T1M) cells – the building block of memristive circuits for information storage and computation – fabricated by connecting a molybdenum disulfide  $(MoS<sub>2</sub>)$  transistor to a h-BN memristor.

In this doctoral thesis, we present valuable data to understand the properties of h-BN, as well as its potential for applications in the field of micro/nano-electronics. The data contained in this document may be of great help of other researchers and engineers devoted to the development of post-silicon electronics, and they should contribute to a faster development of such technologies for the benefit of mankind.

## Abstract in the official language

Els dispositius electrònics són cada cop més essencials per a la nostra feina i la nostra vida. El procés de miniaturització dels dispositius electrònics, així com el desenvolupament de nous dispositius per a la intel·ligència artificial i l'internet de les coses, estan augmentant la demanda de dispositius electrònics avançats. En aquest context, els materials dielèctrics són components essencials de molts dispositius electrònics, ja que permeten funcionalitats clau com la capacitat i l'efecte memristiu.

Actualment, els materials dielèctrics més utilitzats per la indústria dels semiconductors (com els materials d'alta permitivitat) s'enfronten a reptes de rendiment i fiabilitat que posen en perill el desenvolupament correcte de futurs dispositius de memòria i informàtica. Per aquest motiu, es necessita una nova generació de materials dielèctrics per superar les exigències actuals. Els materials bidimensionals (2D) es consideren candidats prometedors per a dispositius electrònics de nova generació. En particular, el nitrur de bor hexagonal (h-BN) és un material en capes 2D amb una de les bandes prohibides més grans (5,9 eV), que permet el seu ús com a aïllant de porta d'un transistor o una capa de aïllant resistiva en memristors.

En aquest treball, estudio el rendiment dielèctric de multicapes de h-BN exfoliades mecànicament en diversos tipus de dispositius. En primer lloc, explorem el rendiment del h-BN multicapa exfoliat mecànicament sense defectes com a material dielèctric de la porta. En segon lloc, explorem el rendiment de les piles h-BN multicapa riques en defectes, produïdes mitjançant deposició química de vapor (CVD), com a capa de commutació resistent en memristors amb estructura vertical metall-aïllant-metall (MIM). I en tercer lloc, hem explorat el rendiment de les cèl·lules d'un transistor-un-memristor (1T1M), el bloc més empleat per a la construcció dels circuits memristius per a l'emmagatzematge i la computació d'informació de dades, fabricades connectant un transistor molibden disulfur  $(MoS<sub>2</sub>)$  a un memristor h-BN. En aquesta tesi doctoral presentem dades valuoses per entendre les propietats de l'h-BN, així com el seu potencial d'aplicacions en el camp de la micro/nanoelectrònica.

Les dades contingudes en aquest document poden ser de gran ajuda per a altres investigadors i enginyers dedicats al desenvolupament de l'electrònica post-silici, i haurien de contribuir a un desenvolupament més ràpid d'aquestes tecnologies en benefici de la humanitat.

## Chapter 1: General introduction

#### 1.1. Introduction

#### 1.1.1. Introduction of dielectric materials

Materials are categorized into conductors, semiconductors, and insulators based on their electrical conductivity characteristics. A dielectric material is a specific type of insulator that, while non-conductive, becomes polarized when exposed to an external electric field [1]. The attributes of dielectric materials encompass electric susceptibility, dielectric polarization, electric dipole moment, electronic polarization, relaxation time, dielectric dispersion, and dielectric breakdown [1]. When selecting an appropriate dielectric, several parameters should be taken into account, such as a favorable dielectric constant, high dielectric strength, a low loss factor, stability at elevated temperatures, long-term storage stability, responsive frequency characteristics, and compatibility with industrial manufacturing processes [2].

Dielectric materials can be broadly classified into three categories based on their physical states: solid, liquid, and gaseous dielectrics. Regardless of their form, each type of dielectric material possesses distinct applications and properties. For instance, glass, a solid dielectric, was utilized in the creation of the Leyden jar, which is considered the first capacitor [3]. This pioneering development spurred further exploration and discovery of new dielectric materials and their potential uses. Solid dielectric materials, such as mica [4,5], various polymers [6,7], and oxides including perovskite oxides, silicon dioxide (SiO<sub>2</sub>), aluminum oxide  $(Al_2O_3)$ , and hafnium dioxide (HfO<sub>2</sub>), are integral components in the construction of transistors, capacitors, and dielectric layers within a wide array of electronic devices [8-11]. Liquid dielectric materials, including mineral oils and deionized water, are valued for their insulating capabilities and are commonly employed in high-voltage electrical equipment [12-14]. Dry air, a fundamental gaseous dielectric, serves as a dielectric medium in capacitors [15]. The versatility of dielectric materials in their solid, liquid, and gaseous forms underscores their indispensable role across various technological applications, highlighting the significance of ongoing research and innovation in this field.

Among the dielectric properties, dielectric constant and dielectric strength are the most used parameters to evaluate the materials' dielectric property. Dielectric constant reflects the ability of materials to store charges and also can express the ability to hold electric flux in it. The dielectric constant formula is:

$$
K=\epsilon/\epsilon_0
$$

K is the dielectric constant;  $\varepsilon$  is the permittivity of substance;  $\varepsilon_0$  is the permittivity of free space [16].



Figure 1.1 Dielectric strength measurement illustration [17].

Dielectric strength refers to the maximum voltage that a dielectric material can withstand before experiencing dielectric breakdown. The assessment of this property is conducted through a specific testing procedure where the dielectric material is positioned between two electrodes in an ambient air environment, as depicted in Figure 1.1. The process involves the incremental application of voltage across the electrodes. The voltage applied gradual increase continues until a point is reached where there is a sudden and significant surge in current flow. The precise voltage level at which this dramatic current increase occurs is designated as the breakdown voltage. This critical threshold is a crucial metric in evaluating the performance and reliability of dielectric materials in electrical insulation applications. The dielectric strength is calculated via the following equation:

#### $D = E/d$

D is the dielectric strength; E is the breakdown voltage; d is the thickness of dielectric materials [17].

Dielectric materials, renowned for their distinctive electrical properties, are extensively utilized across a multitude of industries. They are frequently employed in electronic devices, notably as components of capacitors [18-20], and in the construction of radio frequency transmission lines [21]. Mineral oils, a type of dielectric material, serve dual purposes as insulators and cooling agents within transformers [22] and data centers [23]. Additionally, dielectric materials find applications in resonators [24], tunable microwave devices [25, 26], and liquid crystal displays [27], showcasing their versatility and significance in modern technology.

#### 1.1.2. Application of dielectric materials in electronic devices

Dielectric materials play a crucial role in the construction and functionality of a variety of electronic devices. Polymers [28-30], inorganic substances [31-33], hybrid composites [34,35], and a range of other dielectric materials are harnessed to fabricate these technological components. Among their many applications, dielectrics are particularly crucial in capacitors, and transistors. These uses underscore the indispensable nature of dielectric materials in the realm of electronics, highlighting their contribution to the performance and reliability of modern electronic devices.

A dielectric capacitor consists of two conductive metal electrodes that are insulated from each other by a dielectric layer. Charging occurs when an external voltage induces polarization within the dielectric layer, causing dipoles to align with the electric field and leading to charge accumulation on the electrode surfaces. The energy storage capacity of these capacitors is determined by the polarization and capacitance of the dielectric material, as well as the magnitude of the applied electric field, with these factors collectively impacting the capacitor's performance and energy-storing efficiency [36].

Dielectric capacitors are renowned for their exceptional high-power density, which can reach up to the megawatt range, and their swift response times, typically less than 100 microseconds. This performance is attributed to their unique method of energy storage, which involves the creation and utilization of electrostatic fields through the processes of dielectric polarization and depolarization [37-42]. In addition to their impressive power capabilities, dielectric capacitors also offer several other distinct advantages. These include a straightforward design, the ability to operate at high voltages exceeding thousands of volts, a broad operating temperature range, an allsolid-state construction, enhanced safety features, and an extended cycle life. These attributes have positioned dielectric capacitors as a versatile solution across a variety of sectors and applications. Notably, they are increasingly being utilized in smart power transmission systems, pulsed electronics, emerging energy technologies, hybrid electric vehicles, and advanced military equipment, meeting a diverse array of requirements in these fields [43-52].

The transistor exemplifies a prevalent application for dielectric materials, particularly in the form of a gate dielectric.  $SiO<sub>2</sub>$  has been a foundational dielectric in silicon-based electronic devices from the early stages [53], favored for its exceptional attributes such as seamless integration with silicon, straightforward manufacturing processes, and affordability [54]. Nonetheless, the relatively low dielectric constant of SiO2 poses limitations in its use within transistors. For instance, at the 90 nm node of transistor technology, a  $SiO<sub>2</sub>$  layer as thin as 1.2 nm is employed as the dielectric [55]. The trend toward device miniaturization necessitates even thinner dielectric layers, which, in turn, can lead to an increase in leakage current [55].

To address this challenge without compromising the miniaturization of transistors, the industry has turned to novel dielectric materials with a dielectric constant exceeding that of SiO<sub>2</sub> ( $k \approx 3.9$ ). These advanced materials, known as high-k materials, encompass a variety of compositions such as metal oxides [56,57], nitrides [58], perovskites [59], and organic dielectrics [60]. Figure 1.2 illustrates the ideal characteristics for high-k materials, with a selection of prominent oxides charted according to their dielectric constant and energy bandgap, offering a visual representation of their properties for comparison and selection in transistor design.

Among the array of high-k materials,  $HfO<sub>2</sub>$  emerged as the choice for the first generation of complementary metal oxide semiconductor (CMOS) technology [62], favored for its elevated dielectric constant ( $k \approx 19$ ) and its capacity to mitigate leakage current [63]. Despite these advantages, the transition from  $SiO<sub>2</sub>$  to high-k materials still has some challenges [64,65]. Key issues include: i) An increase in material defects during the metal oxide deposition process, which can compromise the stability of device performance; ii) The potential for reaction with the silicon substrate, leading to the formation of an additional  $SiO<sub>2</sub>$  layer; iii) A reduction in carrier mobility due to phonon scattering in the channel region; iv) The risk of poly crystallization, which can degrade homogeneity and increase variability.

As CMOS technology continues to evolve, there is a growing demand for dielectric materials that can surpass the performance limitations of even high-k materials, offering enhanced stability, reduced defects, and improved compatibility with existing semiconductor processes.



Figure 1.2 Experimental dielectric constant and bandgap for well-known oxides [61].

Dielectric materials play an important role in the construction of capacitors within memory devices, particularly in dynamic random-access memory (DRAM) [66]. In emerging memory devices, dielectric materials can also be used as a switching medium layer in two-terminal memory devices called memristors [67,68]. For example, the typical high-k materials,  $HfO<sub>2</sub>$ , can work as a switching layer in memory devices [69-71] with impressive performance.

#### 1.1.3. 2D materials for next-generation electronic devices

The development of the semiconductor industry and increasing demand for highperformance hardware for emerging data-based industries (such as deep learning, the Internet of Things (IoT), and in-memory computing [72,73]), requires Si-based CMOS technology enhanced performance, which are often related to device miniaturization. This generates challenges like short channel effects, leakage current increasing, highpower consumption, and high contact resistance [74,75]. When the thickness of the

semiconductor decreases to 5 nm due to the surface dangling bonds and high roughness, the scattering of internal charges increases, leading to a sharp decrease in mobility  $(\mu)$ [76,77]. In memory devices, defects will be uncontrolled when the metal oxide dielectrics thickness is reduced to 3 nm [78]. Novel materials and devices are required when the Si-based integrated circuit (IC) industry reaches its physical limitation [79].

After the discovery of graphene in 2004 [80], a new kind of material called 2D) materials attract interest for their application in the electronic region due to their unique structure, physical and electric properties. For example, 2D materials are layered structures connected via the weak van der Waals force, indicating that 2D materials can approach single atomic thin sheets in the application of vertical and planner electronic devices [81]. This characteristic aligns perfectly with the demand for the progressive miniaturization of next-generation electronic devices, particularly in terms of their thickness dimensions [82]. Other unique properties such as dangling free of the atomically flat surface, easy stacking on other materials, high transparency [83], and excellent electric performance [84-87] make 2D materials a promising candidate for the application of next-generation electronic devices.



Figure 1.3 Example of metallic, semiconducting, and insulating 2D materials from left to right [88].

2D materials exhibit a spectrum of conductive properties, which can be neatly divided into three categories: conductors, semiconductors, and insulators. This classification is visually represented in Figure 1.3, progressing from left to right.

Graphene stands out as a quintessential example of a conductive 2D material, characterized by its lack of a bandgap [89]. This unique trait positions graphene as an ideal candidate for conductive electrodes, offering a compelling alternative to traditional metal electrodes [90]. The exploration of 2D materials extends to metallic transition metal dichalcogenides (TMDs), which display intriguing metallic properties. For instance, Zhao et al. employed the CVD technique to grow 2D niobium disulfide  $(NbS<sub>2</sub>)$ on a h-BN substrate, revealing that  $NbS<sub>2</sub>$  retains its metallic nature even when reduced to just three layers [91]. A comprehensive review delves into a broader range of 2D metallic TMDs and their metallic characteristics, shedding light on their potential applications and properties [92].

Semiconductor 2D materials include most TMDs materials, such as  $M_0S_2$  [93,94], tungsten disulfide  $(WS_2)$  [95], and tungsten diselenide  $(WSe_2)$  [96], etc. TMDs materials present a unique combination of properties, including atomic-scale thickness, direct bandgap, and electronic features that make them attractive to the field of electronic devices [97]. The most widely studied application of semiconductor TMDs in the electronics region is their use in transistors as channel materials due to their suitable bandgap [98].  $MoS<sub>2</sub>$  is the most studied TMD material due to its robustness and the availability of raw materials in nature [97]. For example, a  $MoS<sub>2</sub>$ -based transistor with a 1 nm wide gate electrode displays a sub-threshold swing (SS) of approximately 65 mV/decade and a large current on/off ratio of approximately  $10^6$  [99]. Tian et al. fabricated a side-wall transistor where the thickness of the monolayer  $MoS<sub>2</sub>$  serves as the channel length. These transistors, with an atomic scale channel length, exhibit a current on/off ratio of about  $1.02 \times 10^5$  and a subthreshold swing of around 117 mV/dec [100].

Ultimately, h-BN stands out as the most extensively studied insulating material within the realm of 2D materials. Recognized for its role as a stable dielectric, coupled with its atomically flat surface and lack of dangling bonds, h-BN is exceptionally wellsuited for use as either a substrate or a protective layer in electronic devices that incorporate other 2D materials. The combination of its insulating nature and its ability to provide an atomically smooth surface ensures compatibility and enhances the performance when paired with other 2D materials.

For instance, employing h-BN as a substrate in graphene-based electronics significantly boosts electron mobility, increasing from 10,000 cm²/Vs when on  $SiO<sub>2</sub>substrates$  [101] to an impressive 60,000 cm<sup>2</sup>/Vs [102]. This enhancement, along

with the observed improvement in carrier inhomogeneities [103], underscores the material's potential to refine electronic properties. Further encapsulation of CVD-grown graphene between h-BN layers—a technique that sandwiches the graphene between two h-BN flakes—yields even more remarkable results, with electron mobility soaring to 350,000 cm²/Vs [104] and an astounding 500,000 cm²/Vs [105]. These advancements not only showcase the effectiveness of this optimization approach but also highlight the reliability of h-BN as an encapsulating material.

Similar improvements in device performance are mirrored in the case of encapsulated MoS₂ transistors. Here, the mobility of the transistors is observed to increase to 34,000 cm²/Vs at low temperatures [106], with a concurrent enhancement in performance stability [107]. These findings underscore the broad applicability of h-BN as a means to optimize and stabilize the performance of various 2D material-based electronic devices

h-BN can also work as a functional material, such as switching layer in memristors to enhance storage density [108], or construct oscillatory neural network to solve optimization problems [109].

In addition to h-BN, some novel insulating 2D materials, such as calcium fluoride  $(CaF_2)$ , strontium titanate (SrTiO<sub>3</sub>), and bismuth selenite (Bi<sub>2</sub>SeO<sub>5</sub>) are studied and display inspired dielectric performance.  $CaF_2$  is used as gate dielectric in MoS<sub>2</sub> field effect transistor (FET) and the FET exhibits low leakage current, low subthreshold swing (90 mV/dec), high on/off ratio (10<sup>7</sup>), and small hysteresis [110]. SrTiO<sub>3</sub> as a wellknown perovskite oxide material with good insulation and high dielectric constant is used as the gate dielectric in tin dioxide  $(SnO<sub>2</sub>)$  thin film transistors presenting low operation voltage [111]. Encapsulation with  $Bi<sub>2</sub>SeO<sub>5</sub>$  significantly improve the Hall mobility of bismuth oxyselenide (Bi<sub>2</sub>O<sub>2</sub>Se) nanosheets device from 43,000 cm<sup>2</sup>V<sup>-1</sup> s<sup>-1</sup> to 470,000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> at 1.8 K [112].

All thin-film transistors utilizing 2D materials have been masterfully demonstrated by Das and colleagues. In their construction, they employed monolayer graphene for metal electrodes, 3-4 layered h-BN as the dielectric material, and bilayer  $WSe<sub>2</sub>$  as the channel material. This all-2D-based transistor showcases a remarkably high on/off ratio of  $10^7$  and an impressively low subthreshold swing of 90 mV/dec [113]. This all 2Dbased transistor demonstrates that 2D materials have vast potential in electronic devices.

Aside from the electric properties of 2D materials, the physical property such as high mechanical strength, flexible and transparent features make 2D materials

promising in flexile and wearable electronic devices. For example, monolayer  $MoS<sub>2</sub>$  is used to fabricate flexible transistors with low channel length  $(\sim 60 \text{ nm})$  and exhibits high  $\sim$ 470 μA/μm at low source/drain voltage (1 V) [114]. Wearable electronic devices based on 2D materials such as energy harvesting and biomedical sensors are discussed in [115] and [116], respectively.

2D materials can act as any role in the IC industry, including conductors, semiconductors and insulators and their impressive performance in traditional and novel electronic devices indicates that 2D materials are promising candidates to fabricate next-generation electronic devices.

#### 1.1.4. Introduction of h-BN

The h-BN structure is shown in Figure 1.3, and its experimental annular dark-field (ADF) phase images are presented in Figure 1.4 with high resolution. The ADF image exhibits the different intensities of boron (B) and nitrogen (N) atoms (bright points are N atoms, dark points are B atoms), and the phase image displays the hexagonal structure of the monolayer h-BN. In this structure, the hexagons consisting of boron and nitrogen atoms are clearly exhibited. This hexagonal structure is similar to that of graphene. The lattice mismatch between graphene and h-BN is low, at approximately 1.7% [118], indicating that h-BN can be an excellent substrate for graphene. Each layer of h-BN is composed of boron and nitrogen atoms, which are interconnected through robust covalent bonds. Despite this strong intralayer bonding, the interlayer forces in h-BN are comparatively weak, which allows for the existence of h-BN in the form of individual layers that are only atomically thin. The thickness of each layer of h-BN is around 0.33 nm, which is beneficial for minimizing the size of electronic devices in the vertical direction.



Figure 1.4 Experimental ADF and phase images of monolayer h-BN [117].

Among 2D materials, h-BN is recognized as an insulating material with an extensive bandgap of approximately 5.9 eV [119,120]. The dielectric constant of h-BN is around 3, which varies depending on the direction (in-plane or out-of-plane) and the number of layers [121]. In terms of dielectric breakdown strength, CVD-grown h-BN and exfoliated h-BN exhibit values of 1.5 MV/cm [122] and 12 MV/cm [123], respectively. Owing to h-BN's distinctive attributes, including its wide bandgap, atomically flat surfaces, and the absence of dangling bonds, h-BN layers are well-suited to serve as substrates in electronic devices and/or as encapsulating layers [124,125] for devices based on 2D materials.

Additional physical properties of 2D h-BN, such as its mechanical strength [126], high thermal conductivity [127], temperature stability [128], flexibility [129,130], and high transparency [131], further expand its potential applications in functional coatings, composite materials [132], and wearable electronic devices [133]. h-BN also finds use as a reinforcing agent [134] or as a gas barrier filler [135] in polymer composites. Its utility in electronic devices is further highlighted by its role as a dielectric material in capacitors [136], a gate dielectric in planar graphene-based photodetectors [137], an insulator in memristors [138-140], and as a medium layer in resistive switching devices [141]. With its unique features, 2D layered h-BN holds substantial promise for a variety of innovative applications.

#### 1.1.5. h-BN production

Due to its exceptional performance in electronic devices, the production of h-BN is a critical aspect of its practical application. Traditionally, the fabrication of 2D materials can be achieved through either a top-down or bottom-up approach. The process of extracting 2D materials from bulk precursors is referred to as the top-down method. This methodology encompasses techniques such as mechanical exfoliation (ME), liquid-phase exfoliation (LPE), and chemical etching, among others. In contrast, the bottom-up method involves the synthesis of 2D materials by assembling them from atomic or molecular building blocks into layered structures. Common bottom-up techniques include CVD, physical vapor deposition (PVD), and molecular beam epitaxy (MBE).

Initially, we will discuss the top-down approach, detailing various strategies for procuring h-BN materials. This involves the exfoliation of h-BN flakes or nanosheets from bulk boron nitride materials, leveraging methods that allow for the transition from a three-dimensional bulk material to a two-dimensional material with desirable electronic properties.

The first top-down method we will introduce is mechanical exfoliation, which is the method that found graphene and initiated 2D materials research. As Figure 1.5a shows, the material is peeled off through the tape, and ultimately, a few or single layers of h-BN will be obtained on the tape [142]. The drawback is that there is no standard way to achieve accurate thickness with low yields, time-consuming processes, and small-area h-BN (several nanometer thicknesses and hundreds of micrometers in size) [143]. However, the h-BN exfoliated has the best quality with fewer native defects [144] than that of h-BN obtained from other methods. The mechanically exfoliated h-BN flakes can be transferred to a precise location via a dry transfer.



Figure 1.5 Exfoliation of h-BN from bulk to layers (a) Mechanical exfoliation with tape [142]. (b) Liquid-phase exfoliation using sonication and centrifugation in IPA (green spheres) [146]. (c) Gas exfoliation method [148].

Liquid-phase exfoliation is another extensively utilized technique for the production of 2D nanosheets. This method offers greater efficiency compared to mechanical exfoliation [145], and the process is depicted in Figure 1.5b. Bulk h-BN

crystals are transformed into 2D nanosheets through a combination of sonication and centrifugation within isopropanol (IPA) [146]. Zhu et al. have illustrated that h-BN layers exfoliated through liquid-phase processes exhibit high capacitance and minimal current leakage. These characteristics enable the achievement of an impressive mobility of 7,100 cm²/Vs in graphene transistors that employ h-BN as a gate insulator [147]. Furthermore, Zhu et al. have also employed a gas exfoliation method to produce thin h-BN flakes, as showcased in Figure 1.5c. This approach primarily yields 1-5 layered nanosheets with lateral dimensions ranging from 50 to 500 nm [148].

Following a bottom-up approach, we can also synthesize h-BN films via CVD. Copper (Cu) foil [149-153] is the mostly used substrate in CVD-grown of h-BN because of its catalyst, feasible surfaces, low cost and available for mass production, although other metal substrates are also being investigated, such as nickel (Ni) [154-156], platinum (Pt) [157,158], and iron (Fe) [159]. The CVD process is illustrated in Figure 1.6. Ammonia borane (NH3BH3) is used as the precursor and decomposes by heating it at 55-120 ℃. Then, the decomposed precursor flows into the chamber with a mixed hydrogen/argon (H<sub>2</sub>/Ar) gas and reacts on the Cu foil, previously heated at 1000 °C, to form a h-BN layer [160]. However, the metal-assisted CVD growth can potentially limit the thickness of h-BN due to the catalytic metal being isolated from the first or few layers of h-BN [161]. Some publications describe the synthesis of h-BN directly on a dielectric substrate, like amorphous quartz [162], sapphire [163], and silicon carbide (SiC) [164], without the assist of metal. Other growth methods, such as metal-organic chemical vapor deposition (MOCVD) [165,166] and MBE [167-169] are also under study, but their high costs make them currently less effective for practical applications. More efforts are needed to explore the synthesis of h-BN via the CVD method to achieve large scale production with uniform and controllable quality.



Figure 1.6 CVD synthesis of h-BN on Cu foil [160].

PVD is an additional method employed for the growth of h-BN. Techniques such as magnetron sputtering [170] and ion beam sputtering [171,172] are typical PVD approaches to fabricate h-BN films. The operational principle of the sputtering process is illustrated in Figure 1.7. Initially, a high-vacuum environment is essential to prevent contamination during the deposition process. Ar is introduced into the chamber as the sputtering gas and is ionized by an electric field to generate plasma. N<sub>2</sub> is also introduced into the chamber as a reactive gas, facilitating the formation of the h-BN film. The argon ions are accelerated towards a negatively biased boron target. These energetic argon ions impact the boron target, transferring momentum through collisions and dislodging atoms from the surface. Prior to reaching the substrate, the sputtered boron atoms react with nitrogen, yielding a boron nitride film on the substrate's surface. This process, which includes the reaction between boron and nitrogen, is known as reactive magnetron sputtering.



Figure 1.7 PVD method to fabricate h-BN films [170].

#### 1.1.6. h-BN application in electronic devices

The dielectric property of h-BN is studied via a conductive atomic force microscope (CAFM) and at the device level, demonstrating its reliability as a dielectric material without issues such as charge trapping and de-trapping, stress-induced leakage current, and premature dielectric breakdown [173]. h-BN can be used as a gate dielectric in transistors. As shown in Figure 1.8, Zou et al. used h-BN as both the gate

dielectric and encapsulation layer in  $MoS<sub>2</sub>$  transistors, and the devices can survive at a much higher temperature (550°C) than ever reported [174]. In a h-BN/graphene/h-BN heterostructure field-effect transistor, the h-BN also serves as an encapsulation layer and gate dielectric, with the charge carrier mobility in the range of 30,000 to 36,000 cm²/Vs at room temperature [175]. Since the carrier mobility is enhanced when a 2D semiconductor is placed on an h-BN layer, Liao et al. designed a hybrid top gate dielectric, an h-BN/HfO<sub>2</sub> stack, for a  $MoS<sub>2</sub>$  transistor [176]. The fabricated devices with this hybrid dielectric exhibit enhanced mobility and superior gate control. The carrier scattering induced by the underlying substrate is also suppressed by the  $h-BN/HfO<sub>2</sub>$ dielectric.



Figure 1.8 h-BN as gate dielectric and encapsulation layer in  $MoS<sub>2</sub>$  transistor [174].

In addition, h-BN can also be used in some emerging electric applications, such as resistive switching (RS) devices [177], random telegraph noise (RTN) devices [178- 181], heterostructure devices [182-185], and so on.



Figure 1.9 Schematic of typical resistive switching devices based on multilayer h-BN. Materials from top to bottom are Au/Ti/h-BN/Ti/Au [186].

RS devices typically exhibit a MIM structure, wherein insulating materials serve as the switching layer sandwiched between two conductive electrodes (as depicted in Figure 1.9 [186]). These devices have garnered significant interest due to their potential application as memristors [187]. Within RS devices, the resistance can be modulated reversibly between a high resistance state (HRS) and a low resistance state (LRS), contingent upon the application of an appropriate bias [188]. The HRS and LRS are analogous to digital 0 and 1, respectively, suggesting that RS devices are well-suited for information storage [189] and for utilization in in-memory computing devices [190].



Figure 1.10 TEM image of a Ni/h-BN/Ni memristor in a permanent LRS state. The top display the Ni/h-BN/Ni structure. The bottom is the EFTEM image of the top TEM image. Purple and green represent Ni and B element, respectively. The arrows indicate the contacted top and bottom Ni by diffusion [194].

Filament formation and rupture are posited as reliable mechanisms underlying resistive switching in metal oxide-based RS devices [191,192], as well as in h-BNbased RS devices [193,194]. Pan et al. discovered the concurrent presence of bipolar and threshold RS behaviors in metal/h-BN/metal structures. This coexistence is attributed to the formation of conductive filaments at grain boundaries and the facilitation of RS by metal ions migrating through the h-BN [193]. Figure 1.10 displays a transmission electron microscope (TEM) image extracted from a Ni/h-BN/Ni memristor in the LRS state. The underlying energy-filtered transmission electron microscopy (EFTEM) image illustrates the diffusion of Ni. The researchers hypothesize

that both Ni ion diffusion and conductive filament formation occur predominantly at grain boundaries [194], aligning with the findings reported in [193]. Moreover, defects within h-BN are identified as playing a pivotal role in h-BN-based RS mechanisms [144,194]. Given the significance of the conductive filament mechanism in RS devices, h-BN, particularly when grown using the CVD method, emerges as an apt choice for the resistive layer. The presence of defects and grain boundaries in the h-BN layer facilitates the formation of conductive filaments, thereby enhancing the device's RS performance [195].

h-BN serves as a versatile material for the construction of both volatile and nonvolatile memory devices in RS technology. For instance, Akinwande et al. have successfully demonstrated bipolar and unipolar non-volatile RS characteristics in a monolayer h-BN-based memristor. This device exhibits an exceptionally high on/off ratio of  $10^7$ , rapid switching times of 15 ns, and eliminates the need for a forming process [196]. Furthermore, Shi et al. have crafted an electronic synapse utilizing a metal/h-BN/metal cell, which intriguingly displays both volatile and non-volatile RS behaviors. The power consumption of this synapse is remarkably low, with values as low as 0.1 fW in standby mode and 600 pW per transition in the volatile regime [197].



Figure 1.11 High-angle annular dark-field (HAADF) cross-sectional scanning transmission electron microscope (STEM) image of a 1T1M cell in the crossbar array. The inset shows the Au/Ti/h-BN/W memristor on the via [198].

Moreover, devices based on h-BN can be integrated with commercial electronic components to realize enhanced performance. Zhu et al. discovered that integrating an h-BN-based memristor with a conventional CMOS transistor to form a 1T1M cell can yield exceptional endurance, surpassing 2.5 million cycles. Figure 1.11 presents a TEM image of the 1T1M cell, with the Au/Ti/h-BN/W memristor distinctly visible at the topleft corner [198]. Collectively, these studies underscore the viability of h-BN as a 2D material for electronic device applications and suggest its potential for future expanded utilization.

#### 1.2. Main contribution of the thesis

#### 1.2.1. Objectives of the Thesis

The main goal of this thesis is to study the metal-insulator-metal structure electronic devices based on dielectric multilayer h-BN and explore their electric performance. The task can be divided into the following sections:

1) The dielectric performance of mechanical exfoliated multilayer h-BN has been investigated. The leakage current and dielectric breakdown field is explored. These types of devices contain very few atomic defects and they are very useful to understand the limit of the material in terms of electronic performance, despite their usability in real applications is poor due to the non-scalable fabrication process.

2) Nano-scale memristors based on h-BN are fabricated using only industrycompatible methods. The goal is to understand their potential for real memory and inmemory computing applications. The h-BN is synthesized via CVD. The device size is quite competitive in some cases, it approaches to 120 nm  $\times$  250 nm, as they are fabricated using electron beam lithography (EBL). The role played by the type of top electrode (Ag, Ti and Au) is also investigated.

3) We further improve the endurance of the CVD-grown nanomemristor by connecting a transistor in series (leading to 1T1M cells). This is done to avoid current overshoots during memristors set process. The type of transistor used is also made of a 2D material, which is semiconducting MoS2. This allows us to observe an enhanced performance at the nanoscale memristors.

#### 1.2.2. Key findings

In this work, we focused on studying one insulating 2D dielectric material named h-BN, and its application in micro- and nano-scale electronic devices with MIM structure. We obtained the following results.

First, we present the micro-scale electronic devices based on mechanically exfoliated h-BN layers. The mechanically exfoliated h-BN flakes with MIM structure have been fabricated to study the dielectric breakdown behavior of h-BN. In addition, each h-BN flake is characterized by optical techniques and atomic force microscope (AFM) to ensure their quality. Pt/h-BN/Pt devices show a uniform hard breakdown phenomenon at a ramp voltage stress from 0 to 30 V with a current limitation of  $10^{-2}$  A, resulting a dielectric breakdown strength around 12 MV/cm. Au/h-BN/Au devices show nonlinear relationship between the breakdown voltage and h-BN thickness, leading to a median value of the dielectric breakdown strength of 10 MV/cm. Ti/h-BN/Au devices melt during the breakdown process and the median value of the dielectric breakdown strength is 9 MV/cm. The electrode diffusion ability affects the dielectric breakdown strength measured in h-BN. The excellent insulating properties of mechanically exfoliated h-BN are demonstrated, and the dielectric breakdown strength obtained from Pt/h-BN/Pt devices corresponds to previous work demonstrating a stable insulate quality of h-BN flakes.

Then, we fabricated memristors based on monolayer and multilayer h-BN grown by the CVD method, which has the potential for large-scale devices fabrication. The nanoscale size of these memristors can be down to  $120 \text{ nm} \times 250 \text{ nm}$ , which is the limitation of the resolution of the EBL in the lab. These memristors present non-volatile or volatile resistive switching behavior depending on the top metal electrodes utilized. Memristors with Ag electrodes present stable threshold resistive switching, and Ti and Au based memristors present non-volatile resistive switching. CVD growth h-BN is more suitable for memristors because the existence of native defects (mainly lattice distortions in the h-BN crystalline structure) can reduce the energy to form conductive filaments, allowing them to be later partially disrupted to produce the resistive switching effect.

We also do some work to modify the threshold resistive switching in Au/Ag/h-BN/Au memristors with a back-gate transistor based on mechanical exfoliated MoS<sub>2</sub>. The on-state current of the  $MoS<sub>2</sub>$  transistor is around  $10<sup>-7</sup>$  A, which is an appropriate current limitation for the Au/Ag/h-BN/Au memristors. More than 1000 cycles are achieved in the 1T1M cell, in which the memristor size is 500 nm  $\times$  600 nm.

#### 1.2.3. Thesis Outline

This thesis consists of five parts: Chapter 1 presents the dissertation outline and introduction of the thesis. Chapter 2 presents the device fabrication method used in the thesis. Chapter 3 investigates the dielectric performance of mechanically exfoliated h-BN flakes with different metal electrodes. Chapter 4 studies the resistive switching behavior in the nano-scale memristors made of chemical vapor deposition grown h-BN. In Chapter 5, we investigate the one-transistor-one-memristor cells based on  $MoS<sub>2</sub>$ transistors and nano-scale h-BN memristors and characterize the threshold resistive switching in the cell. Finally, we summarize the thesis and perspective in Chapter 6.

#### 1.3. List of publications

Only the publications included below shall be considered for the evaluation of this PhD Dissertation. A reproduction of each publication can be accessed by the information indicated below. A complete list of the author's publications (updated on May  $29<sup>th</sup>$ , 2024) is included in the scientific curriculum vitae (Appendix A).

Article 1: Bin Yuan, Kaichen Zhu, Tingting Han, Sebastian Pazos, Mario Lanza\*, "All-2D materials-based 1T1M cells with threshold switching for electronic neurons," Microelectronic Engineering, revised.

\* The author's contribution: methodology, investigation, writing draft, visualization.

Article S1: Mario Lanza\*, Felix Palumbo\*, Yuanyuan Shi, Fernando Aguirre, Santiago Boyeras, Bin Yuan, Eilam Yalon, Enrique Moreno, Tianru Wu, Juan B. Roldan, "Temperature of Conductive Nanofilaments in Hexagonal Boron Nitride Based Memristors Showing Threshold Resistive Switching," Advanced Electronic Materials, 2100580, 2021.

\* The author's contribution: perform parts of the experiments.

Article S2: Tingting Han, Fernando Aguirre, Kaichen Zhu, Bin Yuan, Sebastian Pazos, Sui-Dong Wang, Shaojuan Li, Mario Lanza\*, "Fully two-dimensional materials-based resistive switching circuits for advanced data encryption," under review.

\* The author's contribution: review and suggestion.

Article S3: Wenwen Zheng, Bin Yuan, Kaichen Zhu, Sebastian Pazos, Yaqing Shen, Yue Yuan, Yue Ping, Chen Liu, Xiaowen Zhang, Xixiang Zhang, Mario Lanza\*, "Ultralow defect density metal evaporation on 2D materials," under review.

\* The author's contribution: perform parts of the experiments.

## Chapter 2: Device fabrication methods

This research employs various fabrication techniques to create micro/nano-scale electronic devices, utilizing h-BN as an insulating material. In this chapter, we elucidate the specific fabrication methods, parameters, and processes employed in our study.

#### 2.1. Mechanical exfoliation method

Following the discovery of graphene in 2004 [80], the ME method saw extensive application. Over the years, with substantial development by researchers in the field of 2D materials, the ME method has undergone numerous modifications and enhancements. For instance, the original Scotch tape used in [80] was found to be excessively adhesive, resulting in polymer residues on the substrate after transfer. In our study, we opted for a different tape, SPV 224 from Nitto, which has a weaker adhesive force. This choice is motivated by the tape's reduced tendency to leave polymer residues on the substrate during the mechanical exfoliation process.



Figure 2.1 Mechanical exfoliation process of h-BN. (a) Crystal h-BN on tape. (b) h-BN flakes on tape after exfoliating several times. (c) A suitable piece of PDMS on a slide. (d) Soft press the tape to transfer the h-BN flakes to PMDS on the slide. (e) PDMS with h-BN flakes. (f) Search for thin h-BN flakes under an optical microscope.

In Figure 2.1, we illustrate the mechanical exfoliation process of h-BN. High-purity single-crystal h-BN is grown under high-temperature and high-pressure conditions [199]. Initially, we fix the tape (model SPV 224 from Nitto) onto the table and place

some h-BN particles on the tape (Figure 2.1a). We then use a new tape to exfoliate the h-BN particles on the fixed tape, repeating this step several times to obtain smaller h-BN flakes, as depicted in Figure 2.1b.

In some literature, the flakes are commonly transferred from the tape to a substrate, such as a  $SiO<sub>2</sub>/Si$  wafer [200,201]. However, we opt for the dry transfer method to move the 2D materials to our desired location. To facilitate this, we cut a piece of polydimethylsiloxane (PDMS, 6 mil thick from Gel-pak) to cover the flakes and place it on a clean slide (see Figure 2.1c). During this placement, it is crucial to avoid bubbles between the slide and PDMS, as they make it difficult to focus under an optical microscope and can affect the subsequent dry transfer process.

Once we have confirmed that the PDMS is flat on the slide, we place the tape with h-BN flakes on top of the PDMS and gently press the tape using a cotton bud to transfer as many h-BN flakes as possible to the PDMS (Figure 2.1d). After slowly lifting the tape from the PDMS, we are left with some h-BN flakes on the PDMS, as shown in Figure 2.1e. Subsequently, we employ an optical microscope (OM, model LV 100N POL from Nikon) in reflection mode to locate the transferred h-BN flakes on the PDMS (Figure 2.1f). We might need to repeat the steps from Figure 2.1c to Figure 2.1f several times to identify the desired exfoliated flakes.

Furthermore, we have mechanically exfoliated h-BN flakes by following the same procedure outlined in Figure 2.1. After identifying the location of the flakes on the PDMS and capturing optical images for documentation, we store the slide in a protective case. This allows for the dry transfer process to be conducted at a later time when required.

#### 2.2. Dry transfer of 2D materials

For mechanically exfoliated 2D materials, a precision transfer method is essential in the device fabrication process. Since the exfoliated materials typically have small dimensions—ranging from several micrometers to hundreds of micrometers, depending on the thickness and material—we require accurate transfer to the designated locations for the devices. A transfer stage and the dry transfer method are widely utilized for mechanically exfoliated 2D materials to achieve this objective



Figure 2.2 Transfer stage for the dry transfer of mechanically exfoliated 2D materials.

Figure 2.2 illustrates the transfer stage utilized in this research. Originating from Shanghai Onway Technology, the stage comprises an optical microscope, a removable stage for 2D materials, a heating mode, and a screen. Typically, the stage is mounted on an anti-vibration platform to minimize vibrations during the transfer process. On the screen, coordinate axes (as shown in Figure 2.2) serve as a reference for aligning the 2D materials with the target substrate.

The transfer process is depicted in Figure 2.3.

- i) First, we prepare the 2D materials for transfer. Here, we use h-BN obtained through mechanical exfoliation, as shown in Figure 2.1.
- ii) Based on the size of the h-BN on the PDMS, we use a scalpel to cut the PDMS as small as possible (Figure 2.3b) without damaging the h-BN. A smaller PDMS piece will facilitate more precise placement of the h-BN at the selected location during the dry transfer process.
- iii) Then, we adjust the transfer stage to correctly align the slide with the 2D materials and the target substrate, as shown in Figure 2.3c. Using the optical microscope, it is possible to locate the 2D material and fine-tune the position until the material overlaps with the target on the substrate (Figure 2.3d).
- iv) Finally, we slowly lower the slide until the h-BN on the PDMS touches the substrate (Figure 2.3e). This process must be very gradual. As the slide and substrate approach each other closely, we need to precisely adjust the position of the 2D material to ensure a correct transfer. Typically, we heat the sample plate to 50°C for 3 to 5 min (for h-BN, these parameters can be
optimized depending on the material used). Since the PDMS is a thermal release tape, heating reduces the adhesion between the 2D materials and PDMS, promoting transfer from the PDMS to the target substrate.

v) Carefully lift the slide to release the PDMS from the target substrate. This step is very delicate and should be executed with caution. If the material remains on the PDMS, it indicates that the force between the material and PDMS is greater than the van der Waals force between the substrate and 2D materials. Additional heating time may be required to weaken the adhesion force on the PDMS.

Lastly, the h-BN flake is successfully transferred to the bottom electrode on the substrate, and an optical microscope image is shown in Figure 2.3f.



Figure 2.3 Dry transfer process. (a) h-BN flake is prepared to transfer. (b) Cut the PDMS smaller. (c) Fix the slide and substrate on the transfer stage. (d) Modify the position of the h-BN to the top of the bottom electrode on the substrate. (e) PDMS touches the substrate. (f) Image of real sample after transfer.

The process outlined above represents the standard dry transfer operation for the 2D materials utilized in this thesis. Following the transfer, the 2D material underwent characterization using an optical microscope and an AFM to verify its integrity and confirm that it remained undamaged and intact. The transfer stage and the employed dry transfer methodology have proven to be sufficiently adept for meeting our device fabrication specifications.

## 2.3. Wet transfer method for CVD-grown 2D materials

CVD-grown 2D materials are typically synthesized on metal foils, as these metals can facilitate the decomposition of precursors due to their lower energy barriers and catalytic activity [202]. Graphene, for instance, is commonly grown on Cu foil [203] or Pt substrates [204]. While it is possible to synthesize some 2D materials directly on the target substrate [205], challenges remain inherent to this approach.



Figure 2.4 Wet transfer process (a) A piece of Cu foil with h-BN grown by CVD. (b) h-BN/Cu foil piece sealed and fixed on a slide by tape. (c) Spin coating of PMMA on the

surface of h-BN. (d) Soft baking on a hot plate to remove liquid in PMMA. (e) PMMA/h-BN/Cu foil in saturation FeCl<sub>3</sub> solution. (f) PMMA/h-BN stack in 2wt% HCl solution. (g) PMMA/h-BN stack in DI water. (h) Transfer the PMMA/h-BN stack onto the target substrate. (i) Baking the water in the devices. (j) Soaking the sample in acetone to remove PMMA. (k) h-BN transferred on substrate with BE. (i) Image of a real h-BN transferred sample.

For the h-BN used in this thesis, we purchased it from Graphene Supermarket Co., where the h-BN is synthesized on a Cu foil. We employed a widely recognized wet transfer method [197] to facilitate the transfer of h-BN onto our desired substrate.

The wet transfer process steps are presented in Figure 2.4.

- i) First, we cut a piece of Cu foil with h-BN on the surface (Figure 2.4a), which is large enough to cover the bottom electrode on the target substrate. Since both sides of the Cu foil have h-BN, the supplier marks the side with better quality. We always use this side to achieve the best performance.
- ii) Then, we need to flatten the h-BN on a slide with another slide using clean paper to protect the h-BN piece. Tape is used to secure the h-BN onto the slide and seal all edges (Figure 2.4b) to prevent the polymethyl methacrylate (PMMA) from seeping into the back side during the spin coating process. If not sealed properly, it will be difficult to etch the Cu foil in the following steps.
- iii) Next, spin coating of PMMA (950 K, A4, from Kayaku) on the surface of the h-BN. The parameters are set to 500 rpm for 6s and 3,500 rpm for 30 s, respectively (Figure 2.4c).
- iv) We then bake the sample with PMMA at  $100\,^{\circ}\text{C}$  for 3 min on a hot plate to form a stable PMMA layer to support the h-BN layers in the next steps.
- v) After removing the tape around the edges, we re-flattened the foil and put the h-BN foil covered by the PMMA into saturated ferric chloride  $(FeCl<sub>3</sub>)$ solution to etch the Cu foil, as shown in Figure 2.4e. The side of the substrate devoid of PMMA should be immersed face-down in the FeCl3 solution. This process will take several hours (more than 8 hours in our research) until the PMMA/h-BN stack becomes transparent.
- vi) Once the Cu foil is etched, we transfer the PMMA/h-BN stack to 2 wt% hydrochloric acid (HCl) solution for 2 min to clean the stack (Figure 2.4f).
- vii) Subsequently, we move the PMMA/h-BN stack to deionized (DI) water for 20 min for cleaning (Figure 2.4g).
- viii) Then we transfer the PMMA/h-BN stack to the substrate with the bottom electrode, as presented in Figure 2.4h, and bake the sample at 50  $^{\circ}$ C for 5 min to remove water and achieve better van der Waals contact between the h-BN and substrate (Figure 2.4i).
- ix) We then soak the PMMA/h-BN/substrate in acetone for 12 hours to remove the PMMA (Figure 2.4j).
- x) Finally, after annealing at 50  $^{\circ}$ C for 30 min, the h-BN is successfully transferred to the substrate. as shown in Figure 2.4k. A real transfer completed sample image is presented in Figure 2.4l we can observe that the bottom electrode (BE) is covered by the h-BN (area pointed by the wide white arrows) by naked eyes.

## 2.4. Device electrode fabrication

The conductive electrode is an important part of electrical characterization during the device fabrication process. In this research, we fabricate the metal electrode in two ways for micro and nano-scale devices, respectively. For micro-scale devices, we use photolithography to transfer the pattern to the substrate, and for nano-devices, we use electron beam lithography to conduct the pattern transfer work.

#### 2.4.1. Photolithography for micro-scale device electrode

Photolithography stands as an exceedingly mature fabrication technique within the pattern transfer process, widely recognized and utilized in both academia and industry. Mask aligners are categorized based on the wavelength of ultraviolet (UV) light they employ, which includes ultraviolet (UV), deep ultraviolet (DUV), and extreme ultraviolet (EUV) [206]. It is well known that DUV and EUV technologies are predominantly utilized in the industry for the production of high-resolution chips, ranging from tens of nanometers down to a few nanometers. In contrast, UV photolithography is more prevalent in laboratory research settings.

In our research, we employ a UV mask aligner, the model MJB4 from SUSS Micro Tec. This equipment is capable of achieving a highest resolution of  $2 \mu m$ , although this level of precision has become challenging to attain due to the age of the machine. For the electrodes in our devices, we have opted for a resolution of  $5 \mu m$ , considering the optimal balance between stable quality and yield.

We utilize the bilayer method, which involves two distinct layers of photoresist, to achieve an undercut structure as illustrated in Figure 2.5 (step 4). An undercut structure is created when the etching process removes material from the sides of the photoresist pattern, resulting in an angled sidewall that is wider at the bottom than at the top. This structure allows us to fabricate electrodes with flat edges, which is particularly beneficial for subsequent AFM characterization.

Initially, we design the photomask using Tanner software, a tool for pattern design, which is then manufactured by Suzhou Photomask Company. The photomask is typically made from soda glass, measuring 3 inches in diameter. One side of the mask is coated with chromium (Cr), except for the pattern areas, while the other side remains uncoated. This type of photomask is known as a positive mask, where the pattern region allows light transmission. The positive mask is used in conjunction with a positive photoresist; light passes through the transparent pattern region and reacts with the photoresist to break the molecular bonds within it. Subsequently, during the development process, the exposed and reacted regions (the pattern) are removed with specialized chemicals known as developers, leaving the desired pattern intact on the substrate. This selective removal means that we can add films or perform etching only in the patterned areas, as the other areas remain protected by the photoresist.



Figure 2.5 Photolithography process using bilayer method.

The photolithography process, as outlined in Figure 2.5, is detailed in the following steps:

Step 1: Initially, we apply a layer of LOR 3A (a non-light-sensitive resist from Micro Chem) as the bottom layer of our bilayer lift-off technique on a substrate (300 nm  $SiO<sub>2</sub>/Si$ ). The application is performed using a spin coater set at 6,000 rpm for 30 s, followed by a soft bake at 150°C for 3 min. The LOR 3A resist, though not sensitive to light, dissolves more rapidly in a special developer than the subsequent layer of photoresist (AZ5214).

Step 2: Subsequently, we spin coat a second layer of positive-tone photoresist (model AZ5214 from Micro Chem) with the following parameters: 4,000 rpm for 30 s, and a soft bake at 95°C for 90 s.

Step 3: We then secure the photomask onto the mask aligner in contact with the substrate bearing the photoresist layers. Employing a soft contact mode ensures that the mask gently touches the sample. Exposure is followed by UV light passing through the transparent patterned areas of the mask, initiating a reaction with the photoresist that alters its structure, thereby facilitating its removal during development.

Step 4: The sample is immersed in a developer solution, tetramethylammonium hydroxide (TMAH) at 2.38% concentration, for 45 s, then rinsed in DI water. During this phase, the LOR 3A dissolves more quickly than the AZ5214 that has been exposed, resulting in an undercut structure of the pattern sidewalls as illustrated in step 4 of Figure 2.5.

Step 5: Subsequently, metal deposition is carried out on the sample, as indicated in Figure 2.5. The metal in the patterned area does not make contact with the metal in other areas.

Step 6: The subsequent phase involves the lift-off process, which removes the unwanted metal from the substrate, preserving only the patterned region. This is accomplished by immersing the sample in a specialized remover. For our bilayer lift-off process, we utilize n-methylpyrrolidone (NMP) as the remover. The sample is placed in a beaker filled with NMP and both are immersed in a water bath at 60°C for a duration exceeding 90 min.

Step 7: Ultimately, the electrode is successfully fabricated on the substrate, as represented in the figure.

The AFM topography map presented in Figure 2.6 illustrates the bottom electrode fabricated using the bilayer lift-off technique. This electrode has a thickness of 40 nm. The left-hand image clearly demonstrates that the surface of the bottom electrode is smooth and free of contaminants. Upon examining the three-dimensional (3D) view depicted in the right-hand figure, only a minimal number of particles are discernible, which are likely to be dust particles. The sharply defined edge of the bottom electrode suggests that the transferred h-BN can adhere precisely to the electrode's surface. This characteristic will prove particularly advantageous during the subsequent characterization of the h-BN's thickness after transfer.



Figure 2.6 AFM topography map of electrode for micro-scale devices. The electrode has a sharp edge which is friendly to 2D materials transfer and characterization.

#### 2.4.2. Electron beam lithography for nano-scale device electrode

In laboratory research, EBL is the predominant method for fabricating devices at the nano-scale. Within the EBL system, the electron beam is directed by a pattern generator to inscribe the desired pattern directly onto a substrate coated with PMMA, which serves as a photoresist in the EBL process. The sample, once written, is immersed in a developer and then stoper solution to dissolve the PMMA exposed by the electron beam, thereby leaving the pattern onto the substrate for following operations.

The advantages of EBL are manifold: i) It eliminates the need for physical masks, enabling the testing of numerous patterns without the associated mask fabrication costs and time investment. ii) EBL is capable of producing nano-scale features that are challenging for other fabrication techniques to achieve. iii) It does not necessitate the use of a yellow room or a cleanroom environment for the fabrication process.

However, a key limitation of EBL stems from its operational principles, resulting in a relatively low yield.



Figure 2.7 Fabrication of bottom electrode using EBL.

The EBL system we utilized consists of a pattern generator from Raith (model Elphy VII from Raith) in conjunction with a scanning electron microscope (model Quanta 200 FEG from FEI). The entire EBL process can be divided into the following steps, as presented in Figure 2.7:

a) The substrate is cleaned using ultrasonic cleaner with acetone, ethanol, and DI water.

b) Spin coating PMMA (950K, A4, from Kayaku) on the substrate. The parameters are 3,500 rpm for 60 s, then baking at 180 ℃ for 90 s.

c) Subsequently, the exposure is conducted in a vacuum chamber  $(< 2 \times 10^{-3}$  Torr). The pre-designed pattern is directly written onto the PMMA layer at 20 kV and with suitable parameters.

d) After the patterning of the electrodes, the development process is carried out in a solution (isopropanol: methyl isobutyl ketone  $= 3:1$ ) for 2 min, then soaked in a stopper (IPA) for 30 s. After development, we typically use an optical microscope to verify that the correct pattern has been produced by the EBL. Additionally, due to electron scattering at the base of the PMMA, an undercut structure is formed, as shown in Figure

2.7d. This undercut structure facilitates the lift-off process, resulting in a sharp edge of the pattern, as mentioned in the bilayer lift-off section.

e) Following development, metal is deposited onto the sample, and an illustration is presented in Figure 2.7e. Owing to the undercut structure, the deposited metal will not form a continuous film from the PMMA surface to the pattern. Such samples will be easier to process for the removal of unwanted metal during the lift-off step.

f) Finally, the fabrication of the bottom electrode via EBL, metal deposition, and lift-off is completed.



# 2.4.3. Metal deposition for electrode

Figure 2.8 Schematic of electron beam evaporation.

The electrode patterns for the devices can be fabricated using either photolithography or the EBL method. In terms of metal deposition, we exclusively utilize electron beam evaporation. This is because the evaporation temperature is lower

than that of thermal evaporation, which is advantageous during the lift-off step for removing the photoresist in photolithography or the PMMA in EBL fabricated devices. High temperatures during the metal deposition process would cause the photoresist or PMMA to solidify, thereby making them difficult to remove during the lift-off process.

Magnetron sputtering can deposit metals without temperature concerns. However, the sputtered atoms possess higher energy compared to evaporated atoms, and these high-energy atoms could potentially damage the layered materials.

The schematic representation of the electron beam evaporation process is depicted in Figure 2.8. Samples are secured to the sample plate using heat-resistant tape. A highenergy electron beam, generated by the electron gun, is directed onto the material contained within the crucible. This beam heats and vaporizes the material. Subsequently, the metals, now in a gaseous state, traverse the chamber and undergo condensation upon contact with the substrate. The substrate is equipped with a rotational mechanism that operates at an adjustable speed, ensuring the formation of a uniformly thick film. An electron beam shutter is employed to meticulously control the precise thickness and to maintain a consistent film quality, alongside a stable deposition rate. The electron beam shutter remains closed until the evaporation rate stabilizes. The substrate shutter is activated post the opening of the electron beam shutter, allowing the vaporized metal to condense on the substrate.

The thickness of the deposited film is monitored in real-time using a crystal thickness monitor. Once the measured thickness reaches the predetermined value, the substrate shutter is closed to conclude the evaporation process

The model of the electron beam evaporation system we use is the PVD 75 from Kurt J. Lesker Company. The chamber vacuum can achieve 10<sup>-5</sup> Torr after pumping. The machine is equipped with four distinct sources that facilitate the sequential deposition of various metals, all without the need to vent the chamber or replace the crucibles.

#### 2.5. Summary

This chapter provides an overview of the primary techniques employed for device fabrication in this research endeavor. It delves into the working principles and procedural intricacies of mechanical exfoliation, dry transfer, wet transfer,

photolithography, EBL, and electron beam evaporation. Additionally, it enumerates the specific parameters utilized throughout the fabrication process.

In summary, this chapter compiles the majority of the data and pertinent details concerning device fabrication, thereby eliminating the need to reiterate certain fabrication specifics in subsequent chapters. It is designed to enhance the reader's comprehension of the entire thesis, particularly the segment dedicated to device fabrication.

# Chapter 3: Dielectric breakdown of exfoliated h-BN in micro-scale devices

# 3.1. Introduction

h-BN is a 2D material with a honeycomb structure, similar to that of graphene. Unlike graphene, which is highly conductive, h-BN has a wide bandgap of approximately 5.9 eV [119,120], a property that is rarely observed in 2D materials. This unique dielectric characteristic of h-BN makes it suitable for use in electronic devices such as dielectrics and gate dielectrics in transistors [174]. Dielectric breakdown (BD) is an important phenomenon in dielectric materials, as it can transform insulating materials into a conductive state. When an adequate electric field is applied to the dielectric, the voltage exceeds the dielectric and generates a high current, which is referred to as BD. This event often results in the failure or damage of dielectric materials. Research into the BD of dielectrics/insulators is beneficial for understanding the electrical limitations of materials and selecting appropriate dielectric materials for device fabrication.

Because of these benefits, some studies have focused on BD in mechanically exfoliated h-BN using a CAFM [207] and/or probe station [208]. Hattori et al. measured the anisotropic dielectric breakdown strength (EBD) of mechanically exfoliated h-BN. The E<sub>BD</sub> measured in the direction perpendicular to the layers of h-BN was approximately 12 MV/cm (million volts/centimeter). This value can serve as a benchmark for assessing the quality of h-BN layers grown via CVD [208]. The BD of h-BN synthesized via CVD has also been investigated. Jiang et al. characterized monolayer and multilayer h-BN grown by CVD at the nano-scale and device level and revealed that the superior thermal conductivity of h-BN is beneficial for improving the reliability of h-BN devices by increasing the local thermal heat dissipation rate, decreasing avalanche currents, and slowing down electromigration. [209]. For CAFM characterization, although the contact size can be 1 nm<sup>2</sup> to 50 nm<sup>2</sup> [210,211], the voltage bias that can be applied to the tip is normally limited to  $\pm 10$  V, while some researchers connect a semiconductor parameter to lift the bias limitation [212], which requires annoying and complex operations. The smallest size of the devices based on hBN with metal/h-BN/metal structure for the probe station characterization in literature can be found is  $6.25 \mu m^2$  [213]. However, data from previous reports are scarce. In addition, AFM topography characterization of only a few h-BN flake devices has been presented in the literature. To study the BD properties of h-BN, it is better to use mechanically exfoliated h-BN to fabricate devices, as h-BN synthesized via CVD may contain defects or lattice distortion inside, which could affect the BD performance.

Due to the scarcity of previous research on the investigation of h-BN BD properties, such as limited data availability and large device size, we are currently developing a new study plan to examine the BD behavior of h-BN. Our plan involves using mechanically exfoliated h-BN as the dielectric layer and constructing MIM devices with a cross-point structure to regulate the device size. Specifically, we have opted for a device size of 5  $\mu$ m × 5  $\mu$ m, which ensures that the exfoliated h-BN flakes are sufficiently large for device fabrication. Additionally, photolithography enables us to efficiently produce a sufficient number of devices for measurement and future data analysis.

This chapter delves into the analysis of MIM devices, focusing on their breakdown behavior across varying h-BN dielectric thicknesses. The study employs different electrode materials and mechanically exfoliated h-BN in the fabrication process. By applying a ramped voltage stress (RVS) of up to 30 V, the micro-scale devices' breakdown characteristics were extensively examined.

#### 3.2. Experiments

#### 3.2.1. Cross-point micro-scale device fabrication process

Although there are two types of BD in h-BN layers, one is the BD that occurs in the perpendicular direction of the h-BN layers, and the other BD occurs in the direction parallel to the h-BN layers [208]. However, the dielectric breakdown strength is lower in the parallel direction, and it is less meaningful to study the breakdown in this direction. Therefore, we will only investigate BD in the perpendicular or out-of-plane directions.



Figure 3.1 Metal/ME h-BN/Metal fabrication process. (a) The bottom electrode was prepared using photolithography, e-beam evaporation, and lift-off. (b) Optical microscope image of mechanically exfoliated h-BN flake on PDMS. (c) Dry transfer h-

BN onto the bottom electrode. (d) 3D AFM topography map of the h-BN on bottom electrode. (e) Completed Pt/ME h-BN/Pt device. (f) SEM image of the cross-point area.

To assess the BD property of h-BN obtained by ME, a cross-point device structure was employed, which involves a metal/ME h-BN/metal sandwich configuration. This method allowed for a systematic examination of the dielectric strength of h-BN in the perpendicular direction to the device structure.

The cross-point structure is commonly utilized in evaluating dielectric breakdown, as the dimensions of the characterized h-BN can be defined by adjusting the size of the bottom and top electrodes. In this study, a device with dimensions of 5  $\mu$ m × 5  $\mu$ m was fabricated.

The metal/ME h-BN/metal sandwich structure served as a controlled environment for dielectric breakdown testing. It comprised a thin layer of ME h-BN positioned between two metal electrodes, which were utilized to apply a voltage across the h-BN layer. By progressively increasing the voltage and monitoring the current flow through the device, the point of electrical breakdown in the h-BN layer could be identified.

The metal/ME h-BN/metal device fabrication process is shown in Figure 3.1. i) First, we prepared a substrate with a bottom electrode, as shown in Figure 3.1a. The bottom electrode was fabricated via photolithography, electron beam (e-beam) evaporation, and lift-off. The large pad size was  $\sim$ 100  $\mu$ m × 100  $\mu$ m, and the tail size

was 90  $\mu$ m × 5  $\mu$ m. The width of the tail (5  $\mu$ m) determines the size of the cross-point device. ii) The ME h-BN flakes were prepared as shown in Figure 3.1b. This OM image was captured when the h-BN flake was on PDMS. The mechanical exfoliation process is described in section 2. iii) Next, we used the dry transfer method to move the h-BN flakes to the bottom electrode using a transfer stage to obtain the h-BN/Au electrode (Figure 3.1 c). In this step, we can evaluate the quality of the h-BN flakes using an optical microscope and determine whether to proceed with the next fabrication step. iv) To confirm the thickness and film quality of the ME h-BN flake on the substrate, we used an AFM in tapping mode (the AFM tip does not contact the sample to cause possible damage) to characterize the thickness, and the 3D topography map is presented in Figure 3.1d, showing the clear existence of the transferred h-BN. From the AFM results, we can confirm not only the thickness and quality of h-BN but also the cover area and position on the bottom electrode. For example, according to the AFM image, we can determine whether the covered area is sufficient to fabricate the top electrode and the position with the best quality h-BN (uniform thickness, low roughness, without wrinkles, contaminations, or cracks) to place the top electrode. Therefore, AFM is an essential characterization method in the device fabrication process and should be conducted for every device in this research. v) After ensuring the correct h-BN thickness and position, we used photolithography, e-beam evaporation, and lift-off to fabricate the top electrode and finally obtain the device, as shown in Figure 3.1e. vi) The final confirmation of the device was conducted using a scanning electron microscope (SEM); the SEM image of the cross-point area of the device is presented in Figure 3.1f. According the SEM image, we can read out that the cross-point size is  $\sim$  5  $\mu$ m  $\times$  5  $\mu$ m, and the surface of the device is clean. The h-BN flakes were uniform in the SEM image, and no wrinkles or cracks were detected.

#### 3.2.2. Characterization of materials and devices

Various techniques were implemented in this research for device fabrication. In the fabrication process, OM (model LV 100N POL from Nikon) was utilized for the mechanical exfoliation of h-BN flakes and to assess the quality and size of the bottom electrodes. Following the transfer of h-BN to the bottom electrode, an AFM (model Multimode V from Bruker) operating in tapping mode with tips (model NCH from Nano World) was employed to characterize the topography and thickness of h-BN. OM was subsequently used to determine the placement of the top electrode for alignment in the second photolithography process. After the devices were completed, OM and SEM (model Gemini 500 from Carl Zeiss) were used to evaluate the topography and size of the finished device. Electrical characterization was carried out using a probe station (model M150 from Cascade) connected to a semiconductor parameter analyzer (SPA, model 4200 from Keithley).

#### 3.3. Result and discussion

#### 3.3.1. Electrical characterization of Pt/ME h-BN/Pt devices

Prior to presenting the electrical characterization data, it is essential to provide additional information about the device, including the h-BN thickness, which serves as a crucial parameter in BD.

Previously, we mentioned the utilization of an AFM in tapping mode to assess the h-BN thickness without causing harm to the thin films. Figure 3.2 showcases AFM topography images of 30 h-BN flakes on 5 um width Pt bottom electrodes. The height scale bar in the AFM images ranges from -80 nm to 80 nm is suitable, considering the 40 nm Pt bottom electrode thickness. These AFM images reveal that the h-BN flakes covering the Pt electrodes are uniform and level. Any non-ideal h-BN flakes or samples will be discarded, as the yield is high at approximately 90%. This is due to the h-BN flake having sufficient area, as indicated by the scale bar, to cover the partial bottom electrode tail (tail width of 5 μm). The quality of the h-BN is also satisfactory. As a result, we are presenting 30 Pt/ME h-BN/devices here. All electrodes exhibit sharp edges due to the bilayer lift-off technique employed in the bottom electrode fabrication process outlined in Chapter 2. In some AFM images, white spots represent thick h-BN bulk, which is a common occurrence in mechanically exfoliated materials and difficult to avoid entirely. However, these spots are clear in the AFM images, and we will avoid using regions with contamination to fabricate top electrodes. The majority of the h-BN flakes in Figure 3.2 are clean, free from cracks or wrinkles in the area where the top electrode will be fabricated later. Only a few devices have clusters of thicker h-BN spots, but the ratio is minimal compared to the number of clean h-BN flakes. The impact of these imperfect devices on our study and data analysis will be negligible.

However, we will pay attention to the data generated by these devices during the subsequent electrical characterization.



Figure 3.2 AFM topography map of thirty h-BN flakes on Pt bottom electrodes obtained using tapping mode.



Figure 3.3 Thickness of the h-BN on Pt bottom electrodes measured by AFM. The plots range is in the same order to the devices in Figure 3.2.

Characterization of h-BN and bottom electrodes using AFM is crucial for several reasons. One of the primary objectives is to ascertain the thickness of h-BN. Utilizing the section function in NanoScope Analysis, the thickness of h-BN can be readily extracted. Figure 3.3 displays the corresponding h-BN thickness data. The thickness of h-BN is indicated in the top-left corner of each height versus length plot. The plots in

Figure 3.3 correspond to the range of devices depicted in Figure 3.2. Analysis of the h-BN thickness data in Figure 3.3 reveals that the thickness of the 30 h-BN flakes varies from 4.98 nm to 10.47 nm. Variability in the thickness of h-BN is inherent due to the mechanism of mechanical exfoliation. The thickness of individual h-BN flakes is random and can only be assessed within a range based on the transparency of the h-BN under an optical microscope. However, the progressive increase in the thickness of h-BN offers valuable insights into the relationship between thickness and electrical performance, which is crucial for this research.

Furthermore, due to the high transparency of h-BN, obtaining thinner h-BN, particularly less than 5 nm, is extremely challenging. To acquire sufficient data for future analysis of the behavior of BD in mechanically exfoliated h-BN, we suggest that a thickness of around 10 nm is acceptable. This thickness of h-BN is commonly observed and reported in previous studies [207,214].

Among all the metals that can be deposited using an electron beam evaporator, we have selected Pt as the bottom and top electrode. This is because Pt is an inert metal that is highly stable in ambient conditions and does not have native oxide defects [123]. Furthermore, Pt is unlikely to diffuse into the h-BN layers unless a sufficient bias is applied [215]. This makes Pt an ideal candidate for studying the breakdown of ME h-BN, with minimal interference from conductive electrodes. Additionally, a Pt wire tip was used as the top electrode in a study by Ref. [216] to investigate breakdown in h-BN. To study the BD in the ME h-BN layers, it is necessary to apply an external bias on the top electrode and ground the bottom electrode in the Pt/ME h-BN/Pt device. Figure 3.4 illustrates the details of the Pt/ME h-BN/Pt device structure and electrical measurement strategy. Specifically, Figure 3.4a depicts the thickness of each layer in the Pt/ME h-BN/Pt device. The substrate is a 300 nm  $SiO<sub>2</sub>/500 \mu m$  Si wafer, which provides a high flat surface to ensure the smooth surface of the bottom electrode on the substrate. A flat bottom electrode is essential as the van der Waals force between the h-BN flake and bottom electrode requires a clean and flat interface. A 10 nm titanium (Ti) layer is used as an adhesion layer because Pt is challenging to attach to the wafer surface. Additionally, 30 nm and 40 nm Pt are deposited via e-beam evaporation as the bottom and top electrodes, respectively. Figure 3.4b is an optical microscope image of the Pt/ME h-BN/Pt device after fabrication, with the device compositions, including the top electrode, bottom electrode, and h-BN flake, marked in the image. During the electrical

measurement step, a positive RVS from 0 to 30 V will be applied to the top electrode, and the bottom electrode will be connected to the ground.



Figure 3.4 Pt/ME h-BN/Pt device schematic diagram. (a) Side view of the device and the layer information. (b) Optical microscope image of the devices after fabrication.

The electrical measurements of the Pt/ME h-BN/Pt devices were conducted, and the current-voltage (I-V) curves of all devices were collected in Figure 3.5. In the characterization strategy, the voltage was applied to the top electrode from 0 V to 30 V to provide an electric field, and the current limitation was set to  $10^{-2}$  A by the SPA. This high voltage ensured adequate bias for the breakdown process. Figure 3.5a indicates that the BD occurs in all devices, and the sudden increased currents reach the limitation of  $10^{-2}$  A. The trend of the I-V curves shows a high degree of homogeneity, although there are still some differences between these curves. First, the current before BD increases faster depending on the h-BN thickness. Thinner h-BN devices have a high current at low bias and their breakdown voltages are also lower than thick ones. This phenomenon indicates that the breakdown voltage has a close relationship with the thickness of h-BN flakes used in the Pt/ME h-BN/Pt device. In addition, the leakage current in the Pt/ME h-BN/Pt device depends on the thickness of h-BN. Thicker h-BN has less leakage current than thinner ones. After the BD was observed, a small voltage bias of 1 V was applied to the device again, and it was found that the device was conductive without high resistance. This means that the BD in Pt/ME h-BN/Pt is hard BD, i.e., the device will remain in a low resistance state, and the h-BN insulator property is permanently damaged. Figure 3.5b presents the current density of the Pt/ME h-BN/Pt devices based on the I-V curves in Figure 3.5a.

The calculation of current density is based on the following equation:

 $J = I/S$ 

Here, J represents current density in amperes per square meter  $(A/m<sup>2</sup>)$ , I is the current flowing through the conductor in amperes (A), and S is the cross-sectional area in square meters (m<sup>2</sup>). However, in our current density plot, we used the unit of  $A/cm^2$  as our devices are small.



Figure 3.5 Electrical characterization of Pt/ME h-BN/Pt devices. (a) I-V curves of all Pt/h-BN/Pt devices. (b) Current density plot of all devices according to the I-V plot on left. (c) Breakdown voltage versus h-BN thickness plot. (d) Dielectric breakdown strength of the h-BN in Pt/ME h-BN/Pt devices.

In our MIM devices, the cross-sectional area is equal to the cross-point area. As we employ the same size of top and bottom electrodes, the cross-sectional area is approximately  $25 \mu m^2$ . While there may be small variation in the areas, the current density plot is similar to the I-V plot. The current density of devices is approximately 10<sup>3</sup> A/cm<sup>2</sup> before the hard breakdown occurs. After extracting the breakdown voltage from the I-V curves, we create a BD voltage versus h-BN thickness plot, as depicted in Figure 3.5c. The BD voltages in Pt/ME h-BN/Pt devices range from 5.6 V to 14.72 V and exhibit a clear linear relationship with the h-BN thickness. This phenomenon is reasonable, as the thicker h-BN device requires a higher voltage to form a stronger

electrical field capable of breaking down the h-BN. For future analysis of the BD behavior, we calculate the  $E_{BD}$  and display the data in Figure 3.5d. The dielectric breakdown strength is determined using the equation:

## $E_{BD} = V_{BD}/T_{h-BN}$

In this equation,  $E_{BD}$  represents the dielectric breakdown strength,  $V_{BD}$  signifies the breakdown voltage, and  $T_{h-BN}$  is the thickness of the h-BN layer.

The unit of dielectric breakdown stress we utilize is million volts per centimeter (MV/cm). For the Pt/ME h-BN/Pt devices, the EBD value ranges from 10 MV/cm to 14 MV/cm, with a median value of approximately 12 MV/cm. This value is consistent with previously published data displayed in Figure 3.6. This indicates the consistent quality of the ME h-BN stacks used in the Pt/ME h-BN/Pt devices.

The electrical resistance of the devices can be observed in Figure 3.5a, which is dependent on the voltage and current. Typically, the thin h-BN devices exhibit a lower resistance of approximately  $10^7 \Omega$  to  $10^9 \Omega$ , while the thick h-BN devices exhibit a higher resistance of around  $10^{12} \Omega$  to  $10^{15} \Omega$ . This is reasonable, as the thicker h-BN stack has better dielectric properties and a higher dielectric constant. When the resistance reaches  $10^5 \Omega$ , it suddenly drops to a low level, indicating that a high out-ofplane current is flowing through the devices at that moment. The resistance in the low resistance state is around  $10^3 \Omega$ , due to the current limitation set by the SPA ( $10^{-2}$  A).

To compare the BD voltages with previous studies, we have collected the BD voltages and h-BN thickness data from relevant literature [207, 208, 213, 123, 216-218]. This data is plotted in Figure 3.6. The h-BN used in these publications was mechanically exfoliated from h-BN crystals. The literature can be categorized into two groups based on the measurement method used: one group used CAFM, while the other used SPA and probe station. There are more CAFM data points in the plot. The contact size between the tip and h-BN layers in the CAFM group was reduced to the nanos-cale, while the device working area in the SPA group could be up to  $1300 \mu m^2$ . Despite this difference, the BD data from both groups shows a uniform linear trend between the BD voltage and exfoliated h-BN thickness, which is similar to the trend in Figure 3.5c. After calculations, the EBD was found to be around 13 MV/cm, which falls within the range of the EBD value obtained from Pt/h-BN/Pt devices in Figure 3.5d. Our Pt/ME h-BN/Pt devices exhibit similar dielectric breakdown behavior to previous studies using CAFM and SPA methods with devices of varying sizes. This result suggests that mechanically exfoliated h-BN displays stable dielectric performance under different

conditions, and the dielectric breakdown strength of ME h-BN is stable in various devices of different sizes using different measurement tools.



Figure 3.6 Mechanically exfoliated h-BN dielectric breakdown in previous literature [207,208,213,123,216-218].

We utilized a scanning electron microscope (SEM) to analyze the configuration of the Pt/ME h-BN/Pt devices following electrical evaluation. The SEM images of all devices are compiled and presented in Figure 3.7, featuring a 1 μm scale bar. The SEM images reveal that some of the devices exhibit damage resulting from dielectric breakdown during the electrical measurement. The high current observed in Figure 3.5 suggests the formation of conductive filaments between the top and bottom Pt electrodes. The melting of electrodes is probably caused by Joule heating induced by the current through the devices [219]. Additionally, small bright spots can be seen on the top electrodes, possibly indicating melted Pt balls due to the high temperature generated by the current flowing perpendicularly. Out of the 13 Pt/ME h-BN/Pt devices with h-BN thicknesses greater than 8 nm, around 61% of them exhibited melted top electrodes. We propose that thicker h-BN layers may possess greater resistance, resulting in increased heating within the device and ultimately leading to the destruction of the electrodes.



Figure 3.7 SEM images of all Pt/ME h-BN/Pt devices after electric characterization. Scale bar is 1 μm. The thickness of the h-BN flake is marked at the top-right corner in each SEM image.

To compare the topography of Pt devices before and after electrical characterization, we fabricated new devices and obtained SEM images before and after the measurement. SEM images of a typical Pt/ME h-BN/Pt device fabricated with a 6.64 nm thick h-BN flake are presented in Figure 3.8 to illustrate the change in topography before and after the electrical characterization. In Figure 3.8a, the fresh Pt/ME h-BN/Pt device exhibits a clean surface morphology and an undamaged cross-point area, indicating the successful fabrication of the device. After the electrical measurement, some small spots appear on the top electrode as shown in Figure 3.8b. This suggests that the appearance of metal spots is a result of the electrical characterization. The breakdown I-V curve of this device is also included in Figure 3.5a without significant differences compared to other devices' curves. We believe that the small spots are melted Pt, and their formation is

attributed to the intense Joule heating that occurs due to the high current passing through the device, which raises the temperature sufficiently to melt the Pt electrode.



Figure 3.8 Pt/ME h-BN/Pt with thinner h-BN comparison before and after electric characterization. (a) Fresh device shows clean top electrode. (b) Some bright spots appear after electric testing.



Figure 3.9 Melting of the top electrode of Pt/ME h-BN/Pt devices during the electric measurement. (a) SEM image of a Pt/ME h-BN/Pt device after the electric measurement. (b) Zoom in SEM image of the red square (dash line) in a. (c) SEM topography map of a Pt/ME h-BN/Pt device. (d) Zoom in SEM image of the red square (red dash line) in c.

We also conducted an analysis of two relatively thick Pt/ME h-BN/Pt devices, with their SEM images displayed in Figure 3.9. In the device with an 8.51 nm h-BN layer, only a few light spots are observable on the top electrode. Upon zooming in on the cross-point area of this device, as shown in Figure 3.9b, a hole is visible in the bottom center area, resulting from the melting of the Pt electrode. There are multiple small holes present in the formation step, which could evolve into actual holes if the device continues to generate heat. Moreover, since the top electrode comprises solely of a Pt film without an adhesion layer, the light spots are metallic balls composed of Pt.

In Figure 3.9d, severe damage to the top electrode in the device is evident. The zoomed-in image reveals that the top electrode has melted, creating several large holes. It can be observed that the h-BN layer beneath the top electrode has sustained partial damage during the electrical measurement. Referring to Figure 3.7, it appears that thicker h-BN devices possess superior dielectric properties; however, they are more prone to damaging the top electrode and/or other layers if subjected to a strong enough electric field.

#### 3.3.2. Electrical characterization of Au/ME h-BN/Au devices

In this work, we have fabricated Au/ME h-BN/Au devices to compare the dielectric breakdown with the Pt/ME h-BN/Pt devices. Figure 3.10 displays the AFM topography map of 12 h-BN flakes on the Au bottom electrodes, which were obtained using the tapping mode.

Figure 3.11 illustrates the h-BN thickness obtained from the AFM images presented in Figure 3.10. We utilize the same fabrication and characterization method for the Au/ME h-BN/Au devices as for the Pt/ME h-BN/Pt devices to ensure their quality. The thicknesses of the h-BN flakes in the 12 Au/ME h-BN/Au devices range from 4.33 nm to 10.14 nm, which is similar to the range observed in the Pt/ME h-BN/Pt devices. Additionally, the uniformity of the h-BN quality is comparable to that of the Pt samples, as we employ the same method to exfoliate the h-BN flakes. All devices depicted in Figure 3.10 meet the requirements for proceeding with the Au/ME h-BN/Au device fabrication process. The thickness range of h-BN in the Au devices ensures that a reliable and feasible comparison with the Pt devices can be made. Although the sample size is smaller for the Au devices compared to the Pt devices, further Au devices will be presented in subsequent sections.



Figure 3.10 AFM topography map of 12 exfoliated h-BN on Au electrodes obtained via tapping mode.



Figure 3.11 Height analysis of the cross-section in 12 exfoliated h-BN flakes on Au bottom electrodes and h-BN thickness.

The same electrical characterization strategy employed in studying Pt/ME h-BN/Pt devices was utilized to assess the Au/ME h-BN/Au devices, and the data obtained is summarized in Figure 3.12. The I-V curves of the 12 Au/ME h-BN/Au devices are displayed in Figure 3.12a. All devices were successful in reaching breakdown under the applied stress. Although two devices (5.49 nm and 7.06 nm) possessed lower current limitations  $(10^{-3}$  A), this did not impact the conclusion. The current density of the devices was calculated and presented in Figure 3.12b. The breakdown behavior of h-BN

in Au/ME h-BN/Au devices was similar to that in Pt/ME h-BN/Pt devices, as Au is also an inert metal. However, the breakdown voltages of the Au devices were different from those of the Pt devices, as demonstrated in Figure 3.12c. The BD voltages of Au/ME h-BN/Au devices showed a lower range from 5 V to 9 V compared to the BD voltages in Pt devices, and the BD voltages of Au devices did not exhibit a linear relationship with the h-BN thickness. The median dielectric breakdown strength of Au/ME h-BN/Au, calculated in Figure 3.12d, was approximately 10 MV/cm, which was lower than the EBD in Pt devices. To investigate whether the BD was influenced by the top electrode thickness, the results for 40 nm and 100 nm Au layers as top electrodes were compared. Unfortunately, the findings presented in Figure 3.12c and Figure 3.12d indicated that there was no significant difference between the Au devices with 40 nm and 100 nm thick top electrodes. This suggests that the top electrode thickness had no significant impact on the dielectric BD performance in Au devices.



Figure 3.12 Electrical characterization of Au/ME h-BN/Au devices. (a) BD curves of all Au/h-BN/Au devices. (b) Current density plot based on the data in a and device size. (c) BD voltage versus h-BN thickness. (d)  $E_{BD}$  of the h-BN in Au/ME h-BN/Au devices.



Figure 3.13 SEM images of 12 breakdown Au/ME-h-BN/Au devices after stressing.

In order to determine the cause of the varying E<sub>BD</sub> between Pt and Au devices, we captured SEM images of both types of devices after undergoing electrical characterization. By analyzing these images, as shown in Figure 3.13, it appears that Au/ME h-BN/Au devices are susceptible to damage even when a thin h-BN layer is present (5.49 nm and 6.78 nm), whereas Pt devices show less susceptibility to damage. The most likely explanation for this difference is that there are higher resistance levels in the damaged devices, such as contact resistance, which generates a considerable amount of Joule heat during the BD process. This heat can ultimately result in the destruction of the top Au electrode.

We acquired ten Au/ME h-BN/Au devices that exhibited melting behavior during the electrical measurement process without displaying BD behavior. Among these devices, half of them had a 100 nm Au layer as the top electrode, while the others had a 40 nm Au layer. Although the differences in electrode thicknesses may seem significant, our results indicate that it does not impact the devices' electrical performance, as demonstrated in Figure 3.12c.



Figure 3.14 AFM topography map of 10 exfoliated h-BN on Au electrodes obtained via tapping mode. The thickness of the h-BN is displayed at the top-right corner.



Figure 3.15 Optical images of 10 fresh Au/ME-h-BN/Au devices before applying stress. These devices all melted after the electric characterization. The inset plot at the top-right corner indicates the thickness of h-BN in the device.

We collected AFM topography maps of all ten devices when h-BN was transferred onto the bottom electrode, as shown in Figure 3.14. The optical images of these devices before electrical testing are presented in Figure 3.15. From these images, it is evident that there is no significant difference between the melted devices and the 12 breakdown

devices. The thickness of the h-BN stack measured by AFM is presented in the inset plots in each image (top-right corner). The thickness of the h-BN flakes ranged from 5.63 nm to 10.74 nm, which is similar to that of the successful BD Au/ME h-BN/Au devices.



Figure 3.16 I-V curves of Au/ME h-BN/Au devices. (a) I-V curves of melted Au/ME h-BN/Au devices. (b) Forward curves of melted and BD Au/ME h-BN/Au devices. The red group presents BD Au devices, and the blue group presents melted Au devices.

The outcome exhibited in Figure 3.16 was obtained using the same electrical measurement technique and the identical parameters employed for the Pt and Au devices presented earlier. As demonstrated in Figure 3.16a, the majority of the I-V curves fail before reaching the current restriction  $(10^{-2} A)$ . Subsequently, we isolate the forward portion of the I-V curves from the melted and BD Au devices and depict them in Figure 3.16b. The red line group represents the forward I-V curves of the BD Au devices, while the blue line group represents the forward I-V curves of the melted Au devices. It is evident that the melted Au devices exhibit a similar current increasing trend as the BD Au devices, but the current decreases when it reaches  $10^{-3}$  A, which is lower than the current limitation  $(10^{-2} A)$  for both types of Au devices. This melting phenomenon occurs regardless of the thickness of h-BN and electrodes used indicating a more complex mechanism not discovered.

The distinct shape of the I-V curves observed between the BD and melted Au devices in devices with same fabrication process can be attributed to the fact that some devices experience current overshoot during the I-V curve and others don't. Current overshoot takes place when a device drives currents higher than the current limitation imposed. For the BD Au devices (red group in Figure 3.6b) there is no current overshoot, as when they break, they just stay at the current level imposed during the I-V curve. However, for the melted Au devices (blue group in Figure 3.6b) there is current overshoot, which results in melting of the Au wires and a sharp current reduction. However, this current overshoot is not visible during the I-V curve because the measurement is very slow—this is normal in wide current dynamic range measurements—and this is a phenomenon that takes place very fast. The current overshoot takes place because the BD event (for some devices) is much faster than the time needed by the SPA to active the current limitation (typically 70 µs) [220]. The reason why current overshoot happens in some devices and not others is the different BD time of each device, which is related to the atomic structure of the device and hence cannot be carefully controlled. In any population of MIM cells like the ones studies in this PhD thesis, there is a stochastic variability in the BD time, which is unpredictable. Therefore, if one establishes a threshold time (the 70 µs needed to activate the current limitation of the SPA), some devices would break after and some others would break earlier, leading to devices that do not show and do show overshoot (respectively). However, the investigation into the origins of atomic structural variability is beyond the scope of this study.

The SEM images of the 10 melted Au/ME h-BN/Au devices are presented in Figure 3.17. All devices' electrodes are melted after electric characterization. The melting in the devices is caused by the current overshoot which has been described in the last paragraph. The unlimited high current produced exceed Joule heat that the electrodes can withstand. In the total 22 Au/ME h-BN/Au devices (12 BD and 10 melted), 12 of the Au/ME h-BN/Au devices melted their Au electrode regardless of the h-BN thickness during the electric characterization. In addition, the melting of electrodes also occurred in Pt/ME h-BN/Pt, although the probability is lower than that in Au devices. The melting of Pt electrodes proves that the current overshoot will occur randomly in devices whatever the metal used in the devices.



Figure 3.17 SEM images of melted Au/ME-h-BN/Au devices after stress.

### 3.3.3. Transfer Au/ME h-BN/Au devices

To study the impact of the top electrode deposition technique on metal/h-BN/metal devices, we employ an electrode transfer method instead of electron beam evaporation in order to avoid potential harm to the h-BN flakes during the deposition process.

The method of metal transfer that we utilized is similar to the strategy described in previous literature [221]. With respect to the adhesion force between the wafer and the metal electrode, we believe that Au is a suitable choice as a transfer electrode. Pt, on the other hand, is challenging to attach to the wafer without an adhesion layer. However, if we add an adhesion layer, such as a Ti layer, it will be impossible to peel off the Ti/Pt due to the strong adhesion force between the Ti and the wafer. Additionally, the presence of an adhesion layer will impact the breakdown performance, as the adhesion layer will participate in the BD process. For these reasons, we have selected Au as the electrode for transfer.



Figure 3.18 Fabrication process of transfer Au/ME h-BN/Au devices. (a) Prepare the top electrode for transfer via photolithography, electron beam evaporation, and lift-off.

(b) Spin coating of 1.5% PLA on the top electrode and bake at 100℃ for 5 min. (c) Cover PDMS on the PLA/Au/SiO<sub>2</sub>/Si stack. (d) Put the PDMS/PLA/Au/SiO<sub>2</sub>/Si stack in DI water and use an ultrasonic cleaner to peel off the top electrode from the wafer. (e)

Pick the PDMS/PLA/Au stack to a slide. (f) Use the transfer stage to transfer the PDMS/PLA/Au stack on the h-BN/Au substrate. (g) Release the PDMS and get PLA/Au/h-BN/Au/SiO<sub>2</sub>/Si. (h) Sink the stack into  $CH_2Cl_2$  to remove the PLA film and clean it in ethanol.
The illustration of the transfer Au/ME h-BN/Au device fabrication process is presented in Figure 3.18.

- i) Firstly, the Au electrodes are prepared using photolithography, electron beam evaporation, and lift-off. Only the Au layer is deposited on the substrate, enabling it to be easily removed from the substrate due to the suitably low adhesion force between the Au and the wafer. Additionally, the substrate is prepared with bottom electrodes, and the ME h-BN is transferred to the bottom electrode via a dry transfer method.
- ii) Secondly, a 1.5% polylactic acid (PLA) solution is spin-coated onto the Au/SiO2/Si wafer, and then baked at  $100 \degree C$  for 5 min to remove any excess liquid in PLA. Finally, the Au electrodes are secured in place by the PLA film, as shown in Figure 3.18b.
- iii) Thirdly, we then cut a piece of PDMS sufficient to span all electrodes, thereby creating a PDMS/PLA/Au/SiO<sub>2</sub>/Si layered stack from top to bottom, as illustrated in Figure 3.18c.
- iv) Fourthly, the Au electrodes array is peeled off the substrate using an ultrasonic cleaner. The sample is immersed in DI water and cleaned until the PDMS/PLA/Au stack is separated from the substrate (Figure 3.18d).
- v) Fifthly, a slide is used to pick up the PDMS/PLA/Au stack and dry it for the next step (Figure 3.18e).
- vi) Sixthly, the Au electrodes array is then transferred to the substrate with h-BN and a bottom Au electrode. During the transfer process, the top electrode and h-BN are aligned on the bottom electrode, as shown in Figure 3.18f.
- vii) Seventhly, the PDMS is then thermally released from the stack by heating at 90 °C for 2 min, leaving the PLA/Au on the substrate (Figure 3.18g).
- viii) Finally, the PLA/Au/h-BN/Au/SiO<sub>2</sub>/Si is immersed in CH<sub>2</sub>Cl<sub>2</sub> solution for 10 min to remove the PLA film and clean the sample in ethanol (Figure 3.18h).

Similar to the previous devices presented, the h-BN flakes transferred onto the bottom electrodes were characterized using AFM in tapping mode, and the results are presented in Figure 3.19. The thickness of each h-BN is inset at the top-right corner, and all thicknesses are less than 10 nm, with sufficient size for the top electrodes.



Figure 3.19 AFM topography map of mechanically exfoliated h-BN on Au electrodes for transfer Au/h-BN/Au devices. The thickness of h-BN is inset at the top-right corner.



Figure 3.20 Optical microscope images of transferred Au/ME h-BN/Au devices.

The optical microscope images of the fabricated transfer Au/ME h-BN/Au devices are displayed in Figure 3.20. The majority of the devices exhibit a clean appearance post-fabrication within these images. Nonetheless, minor residue is observed in some devices, as exemplified by those with thicknesses of 5.76 nm, 7.03 nm, and 8.6 nm. We postulate that these residues are remnants of PLA that did not completely dissolve in CH2Cl2. However, such residues are not expected to impact the BD, given that the electrical current will not traverse the residual areas. In any case, we have successfully crafted the Au/ME h-BN/Au devices employing the Au electrode transfer technique.



Figure 3.21 Electrical measurement result of transfer Au/ME h-BN/Au devices. (a) I-V curves of transfer Au/ME h-BN/Au devices. (b) Comparison of BD curves in devices using transfer Au and deposition Au as top electrode. Bule lines are the I-V curves of devices with deposited Au top electrode. Red lines are the I-V curves of the devices with transferred Au top electrode.

Using the same electrical measurement procedure for the Pt and Au devices previously mentioned, an RVS ranging from 0 to 30 V was applied to the top electrode of the transfer Au/ME h-BN/Au devices. The I-V curves of the transferred Au/h-BN/Au devices are illustrated in Figure 3.21a. Similar to the Au/ME h-BN/Au devices with a deposited top electrode (TE), certain devices exhibited breakdown behavior, while others melted during the testing process. In total, six Au/ME h-BN/Au devices with transferred TE were examined, five of which demonstrated dielectric breakdown, and only one device (h-BN thickness ~9.96 nm) experienced melting during the stressing. The breakdown voltage followed the trend that thicker h-BN requires a higher breakdown voltage, as the breakdown in h-BN occurs layer-by-layer [123]. The residuals on the devices did not affect the basic BD behavior, as the I-V curves of the devices with transferred Au TE were normal compared to the curves obtained from the device with deposited Au TE. It appears that the ratio of successfully BD devices with transferred Au TE is higher than that of devices with deposited Au TE, as half of the deposited Au/ME h-BN/Au devices melted during the electric characterization step.

We have collected all the BD curves for the Au/ME h-BN/Au devices, which feature both deposited and transferred top electrodes, and have charted these findings, as displayed in Figure 3.21b. Our analysis reveals that the I-V curves for all devices exhibited a high degree of similarity, irrespective of the technique employed for the top electrode's fabrication.

The I-V plot in Figure 3.21b indicates that employing electron beam evaporation to deposit Au as the top electrode does not appear to have a significant effect on the BD characteristics of the h-BN layer within the Au/ME h-BN/Au devices. The BD curves for the devices with transferred Au top electrodes closely mirrored those of the devices with deposited Au top electrodes. It is our proposition that these two methodologies are equally viable for the construction of Au/ME h-BN/Au devices intended for investigating the dielectric breakdown properties of ME h-BN materials.

The comparison of the Au/ME h-BN/Au devices before and after electric measurement in topography obtained via SEM can be observed in Figure 3.22. It is important to note that two thick h-BN devices were destroyed due to melting of the electrodes. However, other devices show negligible changes after electrical characterization.

The device using  $\sim 8.6$  nm h-BN displays some light spots that are likely to be Au particles, which is also observed in Pt devices. These SEM images after stress testing confirm that the transfer Au method is interchangeable with electron beam evaporation deposited Au as a top electrode in the Au/ME h-BN/Au devices. The devices with transferred Au as top electrode show identical structure and accurate dimensions of the devices compared to the devices using deposited Au as top electrode. It is worth noting that the performance and failure of the devices are similar in the Au/ME h-BN/Au devices with transferred Au top electrode and deposited Au top electrode.

While the method of transferring Au electrodes yields a higher incidence of BD curves, it is accompanied by a more intricate fabrication process, which in turn results in a reduced device yield. Additionally, the constraint to a specific type of electrode may present limitations in broadening the method's applicability.



Figure 3.22 SEM images of 6 Au/ME h-BN/Au devices with transferred Au TE before and after electrical characterization. Scale bar is 2 μm.

# 3.3.4. Electric characterization of Au/Ti/ME h-BN/Au devices

To compare the dielectric BD in the devices with different top electrodes, we used Pt, Au, and transferred Au as the top electrodes to fabricate metal/ME h-BN/metal devices. Pt and Au are both inert metals, and to widen the research scope, we chose Ti as the top electrode to observe the BD behavior in devices with active metals.

The fabrication process for the Au/Ti/ME h-BN/Au (from top to bottom) devices is identical to that of the Pt and Au devices previously described. All metal layers are fabricated using photolithography, electron beam evaporation, and lift-off techniques. Following the formation of the Ti layer via electron beam evaporation, the top layer of

Au is deposited without releasing the vacuum state in the chamber, serving as a protective layer to prevent oxidation of the Ti layer in the air.



Figure 3.23 AFM topography map of 9 exfoliated h-BN on Au electrodes for Ti device.

We have fabricated nine Au/Ti/ME h-BN/Au devices and collected electrical data from them. In Figure 3.23, the AFM topography map of the h-BN flakes on the bottom Au electrodes is displayed, and Figure 3.24 shows the corresponding thickness of h-BN flakes in each device. From Figure 3.23, it is evident that all h-BN stacks have been transferred onto the bottom electrode accurately, and both the h-BN and bottom electrode are clean and flat. The thicknesses of the nine h-BN flakes range from 5.34 nm to 9.44 nm, as depicted in Figure 3.24. The thickness of h-BN is controlled within a similar range as the h-BN utilized in Pt and Au devices characterized previously to facilitate better comparison.



Figure 3.24 Thickness of 9 exfoliated h-BN flakes in Figure 3.23.

After the successful fabrication of the Au/Ti layer serving as both the top electrode and the passivation layer, we employed a SEM to scrutinize the topography of the complete Au/Ti/ME h-BN/Au devices. This examination verified the proper construction of the devices, ensuring accuracy in structural integrity, dimensions, and the positioning of the top electrodes. The SEM images presented in Figure 3.25 offer an enlarged perspective on the novel cross-point junctions. They demonstrate that the cross-point regions of each top electrode are exceptionally clean, whereas the bottom electrodes seem to be obscured, likely due to the h-BN layer adhering to their surfaces. The central SEM image at the base of Figure 3.25 shows a minor Au/Ti layer residue, an artifact from the lift-off process, which is deemed to have no bearing on the forthcoming electrical measurements. These SEM images confirm the successful fabrication of the nine devices, permitting us to advance to the subsequent phase of electrical characterization.



Figure 3.25 SEM images of 9 fresh Au/Ti/ME h-BN/Au devices. Scale bar is 1 μm.

For the Au/Ti/ME h-BN/Au devices, we shall employ the identical setup parameters for electrical characterization as those previously utilized for the Pt and Au devices. As previously delineated, a RVS ranging from 0 V to 30 V is imposed on the top electrode, with the bottom electrode being connected to ground.

The I-V curves for the nine Au/Ti/ME h-BN/Au devices are displayed in Figure 3.26a. Given that all Ti devices exhibited a melting trend during the testing procedure, the reverse I-V curves lack analytical value and may even obscure the clarity of the forward curves. For this reason, we have excluded the reverse I-V curves for the Ti devices and are presenting only the forward curves in Figure 3.26a. The thickness of the h-BN in each device is indicated in the legend. Employing the same electrical characterization settings as those used for Pt and Au devices, we have set the current limit to  $10^{-2}$  A. However, the breakdown currents for all Au/Ti/ME h-BN/Au devices begin to diminish prior to reaching this current limit, akin to the behavior noted in the melted Au devices. It indicates that all Ti devices show a current overshoot before during the electric characterization.



Figure 3.26 Data analysis of breakdown behavior in Au/Ti/ME h-BN/Au devices. (a) Forward part of I-V curves. (b) Current density based on the forward I-V curves. (c) BD voltage versus h-BN thickness. The inset plot indicates the BD voltage we take from the I-V curves. (d)  $E_{BD}$  versus h-BN thickness.

Figure 3.26b illustrates the current density, calculated based on the forward currents depicted in Figure 3.26a. The maximum current density in the majority of the Ti devices is approximately  $10^2$  A/cm<sup>2</sup>, which is lower than the value observed for Pt and Au devices  $(10^3 \text{ A/cm}^2)$ . The breakdown voltage is derived from the I-V curves, as shown in the inset figure in Figure 3.26c. A plot of breakdown voltage versus h-BN thickness is presented in Figure 3.26c. The breakdown voltage does not exhibit a linear increase with h-BN thickness. After calculation, the dielectric breakdown strength is depicted in Figure 3.26d. The range of  $E_{BD}$  for h-BN in Ti devices is from 8 MV/cm to 12 MV/cm, with a median value of approximately 9 MV/cm. This dielectric breakdown value is lower than those recorded in Pt and Au devices.



Figure 3.27 SEM images of 9 Au/Ti/ME h-BN/Au devices after electric characterization. Scale bar is 1 μm.

The damaged cross-point areas of the Au/Ti/ME h-BN/Au devices were examined using SEM, with the resulting images shown in Figure 3.27. Characterization of all nine Au/Ti/ME h-BN/Au devices via SEM reveals that the top electrodes have undergone melting. The mechanism of the melting is also current overshoot which has been discussed in Au device section. In contrast to the Au devices, the melting behavior observed in the Ti devices is characterized by uniformity. This uniform melting of the Au/Ti electrodes suggests that Ti is unable to endure the Joule heat generated during the BD process. The unsuitable nature of Ti as an electrode material in the study of the BD performance of ME h-BN is likely attributed to the high reactivity or diffusion properties of Ti, particularly when compared to Pt.

#### 3.4. Conclusion

In this chapter, we employ ME h-BN flakes with thicknesses ranging from 4 nm to 10 nm to construct metal/ME h-BN/metal devices, each approximately 25 μm² in area (5  $\mu$ m  $\times$  5  $\mu$ m). The purpose of these devices is to investigate the dielectric breakdown induced by external bias on the top electrodes and to conduct subsequent analysis of the

electrical data and the condition of the devices post-electrical measurement. A variety of top electrode materials are utilized in this study, including inert metals such as Pt, Au, and an active metal like Ti. The fabrication of these devices is achieved through photolithography, electron beam evaporation, and a lift-off process at the micro-scale. Additionally, a transferred Au electrode serves as the top electrode in the fabrication of Au/ME h-BN/Au devices.

The principal findings of this study can be encapsulated as follows: i) The dielectric breakdown strength of h-BN, when utilizing Pt electrodes, is approximately 12 MV/cm, which exceeds that of devices employing Au and Ti electrodes. The dielectric breakdown strength of ME h-BN, as measured with different electrode materials, varies. ii) There is no significant difference in the dielectric breakdown performance between transferred Au and deposited Au as top electrodes in Au/h-BN/Au devices. iii) The electrodes melting behavior related to the current overshoot which induced by the shortage of the current limitation in measurement tool.

# Chapter 4: Dielectric breakdown of CVD h-BN in nano-scale devices

# 4.1. Introduction

Dielectric breakdown refers to the phenomenon that occurs in dielectric materials when an external voltage is applied to the material. This behavior is characterized by the dielectric breakdown strength, which serves as an important metric for assessing the insulating properties of dielectric materials used in electronic devices.

Dielectric breakdown can be classified into two categories: hard breakdown and soft breakdown [222]. In the case of hard breakdown, the dielectric material is ruptured, resulting in the formation of a permanent conductive path within the material. In contrast, during soft breakdown, the conductive filament is reversible after appropriate operation. This mechanism of soft breakdown can be harnessed in the use of dielectric materials in memristors, which are regarded as the next generation of electronic devices with applications in memory storage, in-memory computing, artificial neural networks, and other fields.

Many studies have demonstrated memristors based on oxides in MIM structures. For example, Ta/TaOx/Pt memristors exhibit a high endurance of up to  $10^{10}$  cycles [223], and Pt/Ta/TaOx/Pt/Ti memristors exhibit a high switching speed of 105 ps for set and 120 ps for reset [224]. Wang et al. reported a retention of up to 10 years in an  $A<sub>12</sub>O<sub>3</sub>/HfO<sub>2</sub>/A<sub>12</sub>O<sub>3</sub>$  memristor using an extrapolation method [225]. In addition, some other dielectric materials, such as organic materials [226], also exhibit their potential in applications as switching layers in memristors.

2D materials have numerous applications in memristors, as evidenced by the research of Xiong et al., who demonstrated that p-type doped mechanically exfoliated MoS<sub>2</sub> via H<sub>2</sub>O<sub>2</sub> can be utilized in the TiN/O-MoS<sub>2</sub> planner memristor and the memristor exhibited bipolar RS behavior, making it a promising candidate for synapse and artificial neural network applications [227]. Furthermore, Hui et al. utilized Janusgraphene oxides as the RS medium to create Ag/Janus-graphene oxide/Au memristors, which displayed a low leakage current of  $10^{-12}$  A and 1,200 cycles [228].

However,  $MoS<sub>2</sub>$  and graphene are not the initial candidates for memristor in 2D materials as they lack dielectric properties. Although they can potentially function as RS layers after optimization, as demonstrated in [227,228], h-BN emerges as a superior dielectric material in the 2D family, attracting considerable attention in memristor research. Chen et al. fabricated high-density Au/h-BN/Au memristors on a wafer scale, achieving a high yield of 98% and low variability in cycle (1.53%) and device (5.74%) levels. This work suggests that h-BN-based memristors hold potential for spiking neuromorphic hardware due to their stable relaxation process and multi-type threshold RS with ultra-low energy consumption [194]. Further investigation into the dielectric breakdown of h-BN could enhance understanding of its dielectric and electric performance and uncover additional applications for h-BN.

In the previous chapter, we explored the behavior of mechanically exfoliated h-BN under BD conditions. The remarkable insulating properties of mechanically exfoliated h-BN make it a promising material for electronic devices, particularly as encapsulation layer in the devices based on 2D materials.

However, once breakdown occurs in ME h-BN, the conductive path cannot recover, resulting in hard breakdown. This renders ME h-BN unsuitable as a resistive switching medium in memristors. Nevertheless, h-BN grown by CVD contains defects, mainly lattice distortions, that form during the growth process. As a result, CVD-grown h-BN is a more suitable material for use as a resistive switching layer in memristors due to its inherent defects and potential for mass production.

In this chapter, we will discuss the research conducted on memristors that utilize CVD-grown h-BN as an active layer. Monolayer/few layers and multilayer h-BN grown by CVD will be utilized in the study for performance comparison. The MIM device structure, a classic configuration, will be used to fabricate these memristors. We will explore the performance of various conductive electrodes in conjunction with the h-BN layer.

Our investigation will focus on nano-scale devices, and we will employ the EBL method to achieve this. The findings demonstrate that CVD-grown h-BN exhibits reversible RS behavior, and the crossbar structure helps to reduce device-to-device variability by minimizing the area of h-BN utilized.

### 4.2. Experiments

#### 4.2.1. Fabrication of nano-scale devices based on CVD-grown h-BN

The fabrication of nano-scale devices involves the use of EBL, electron beam evaporation, lift-off, and wet transfer. In this process, the EBL technology, as described in Chapter 2, is utilized to image the device pattern onto the substrate with PMMA. process. Next, metal is deposited on the substrate after developing, and then lift-off is performed to obtain the bottom electrode. Subsequently, the CVD-grown h-BN is transferred to the bottom electrode using the wet transfer method, as described in Chapter 2. Afterward, the top electrode is constructed using EBL, electron beam evaporation, and lift-off. Ultimately, a MIM device based on two-dimensional h-BN is completed, with the two electrodes sandwiching the h-BN layer.

#### 4.2.2. Characterization of CVD-grown h-BN after wet transfer



Figure 4.1 AFM characterization of the multilayer h-BN transferred on the substrate. (a) AFM topography map of the multilayer h-BN on the bottom electrode. (b) Thickness of the multilayer h-BN is around 5 nm.

The high-quality h-BN material used in this study was obtained from Graphene Supermarket, a company that synthesizes h-BN on Cu foil. The thickness and number of layers were verified using AFM, as shown in Figure 4.1b, which indicates that the transferred multilayer h-BN has a thickness of approximately 5 nm (equivalent to around 15 layers). The thickness of the multilayer h-BN was sufficient for the growth

process to include native defects, enabling easy observation of current through the layers. In Figure 4.1a, the transferred multilayer h-BN can be seen covering the bottom electrode, demonstrating a successful wet transfer. As the device is small, the h-BN covered area is sufficient for the fabrication of the top electrode.

# 4.3. Results and discussion

# 4.3.1. Topography characterization of Au/Ag/monolayer h-BN/Au



Figure 4.2 Topographic characterization of fabricated Au/Ag/monolayer h-BN/Au devices. (a) Portion of an array of the Au/Ag/monolayer h-BN/Au devices under an optical microscope. (b) Optical microscope image of a single device. (c) SEM image of the cross-point area. (d) Zoom-in SEM image and the practical size of the device.

Using monolayer h-BN, we fabricated memristors with Ag as the top electrode, and an external Au layer was added following the Ag layer to serve as the passivating function. We characterized the topography of the fabricated Au/Ag/monolayer h-BN/Au (in order from top to bottom) memristors using OM and SEM.

Figure 4.2a depicts a portion of an array of Au/Ag/monolayer h-BN/Au devices. Figure 4.2b illustrates an individual device from the array, showcasing its complete structure, including probe contact pads and real device electrodes. The presence of the monolayer h-BN is evident in the SEM view depicted in Figure 4.2c. The BE and TE are labeled in the image. The cross-point area measures approximately 120 nm by 250 nm, as illustrated in Figure 4.2d, making it a definitive nano-scale memristor. The size disparity between the top and bottom electrodes is attributed to the inconsistent conditions of the laboratory instrument. Nonetheless, from a topographical perspective, the fabrication of nano-scale devices was successful.

#### 4.3.2. Electrical characterization of Au/Ag/monolayer h-BN/Au

To begin with, we conducted an electrical characterization of the Au (30 nm)/Ag (10 nm)/monolayer h-BN/Au (40 nm) devices, and the resulting I-V curves and related data analysis are presented in Figure 4.3. These devices are referred to as RS devices, as they can switch between a HRS and a LRS by applying an external bias. Furthermore, if the current returns to its original level (HRS) when the bias is removed, this type of RS is known as threshold RS, which is commonly observed in MIM devices when Ag serves as the electrode. The Au/Ag/monolayer h-BN/Au devices exhibit typical threshold RS behavior that is non-volatile.

The three plots in Figure 4.3a-c illustrate the typical threshold RS in Au/Ag/monolayer h-BN/Au devices. The initial current at HRS for all devices is approximately  $10^{-14}$  A, which indicates the high uniformity of the CVD-grown h-BN utilized in these devices. The current at LRS is limited to  $10^{-6}$  A due to the SPA tool used. These Au/Ag/monolayer h-BN/Au devices exhibit similar set voltages, which are less than 0.5 V. To assess the cycle-to-cycle variability of the device, we extracted the set voltages from Figure 4.3c as there are the most cycles (238 cycles) among the three I-V plots. The count versus set voltage plot is presented in Figure 4.3d. The set voltage is less than 0.5 V, and most of the values are around 0.25 V, indicating low variability in cycle-to-cycle. We then read the current in Figure 4.3c at 0.09 V in HRS and LRS, respectively, and plotted the obtained current data in Figure 4.3e. The on/off current ratio in this device is approximately  $10<sup>7</sup>$ , which is high and consistent with other reports [196, 229]. Figure 4.3f displays the HRS and LRS resistance calculated using the data in



Figure 4.3e. The high resistance ( $10^{13} \Omega$ ) indicates that the CVD-grown h-BN material still possesses excellent insulating properties despite some defects in the layer.

Figure 4.3 Electrical characterization of Au/Ag/Monolayer h-BN/Au memristors. (a)- (c), Three different devices present similar threshold switching behavior. (d) Set voltages of the I-V curves in the c plot. (e) The current read in c plot at 0.09 V in the set and reset process, respectively. (f) Resistance at HRS and LRS for the device in c.

Previous studies in literature [230] have suggested that the threshold resistive switching in h-BN occurs through the formation and rupture of conductive filaments caused by the migration of Ag ions. When a bias is applied to the device, an electric field is formed in the h-BN, leading to the migration of Ag ions towards the Au electrode side and the reduction of Ag atoms. The accumulation of Ag atoms on the Au side eventually establishes a conductive filament composed of Ag atoms that connects the top and bottom electrodes [230]. However, due to the active and mobile nature of Ag ions, the absence of a strong electric field can result in the movement of Ag ions to other locations, causing the breakage of conductive filaments in the h-BN.

#### 4.3.3. Electrical characterization of Au/Ti/monolayer h-BN/Au

Besides utilizing the Ag electrode, we have also fabricated devices with Ti as the top electrode instead. The construction of these devices from top to bottom consists of Au (30 nm)/Ti (10 nm)/monolayer h-BN/Au (40 nm). The top Au layer serves as a protective layer since Ti is prone to oxidation in air. Figure 4.4a illustrates the proper

cross-point structure of the Au/Ti/monolayer h-BN/Au devices, which measure approximately 220 nm x 250 nm in size. While the device size may vary between different batches of samples, the discrepancy is acceptable for prototype research. Upon examining the SEM image, it becomes evident that the h-BN thickness is not uniform. Dark regions indicate the presence of thicker h-BN layers that formed during synthesis. Figure 4.4b displays the first I-V curves of five distinct Au/Ti/monolayer h-BN/Au devices, which are also referred to as forming curves. The Au/Ti/monolayer h-BN/Au devices exhibit distinct RS behavior relative to the threshold RS in Ag devices. These devices can switch from the HRS to the LRS at a positive bias around 3 V to 6 V and maintain the LRS for a considerable duration. Following the application of an opposing bias on the Ti devices, they switch from the LRS to the HRS. This reversible RS phenomenon is referred to as bipolar RS behavior. The process of switching from the HRS to the LRS is known as the set process, while the transition from the LRS to the HRS is referred to as the reset process.



Figure 4.4 Characterization of Au/Ti/monolayer h-BN/Au devices. (a) SEM image of the fresh device. (b) Forming process of 5 Au/Ti/monolayer h-BN/Au devices.

Figure 4.4b demonstrates that all devices have reached their current limitation of 10-5 A, and the set voltage ranges from 3 V to 6 V. The set voltage in Ti devices is higher than that in Ag devices. We propose that Ti is less mobile in the h-BN than Ag. It is also worth mentioning that a similar set voltage is observed for the Ti/h-BN composition in [108].

The mechanism of the RS in Au/Ti/monolayer h-BN/Au has been discussed in [193]. According to the research, the migration of Ti ions through the grain boundaries of h-BN, where there are more B vacancies, helps facilitate the migration or diffusion of Ti ions through the dielectric layer to form conductive filaments [193].

## 4.3.4. Au/Ag/multilayer h-BN/Au devices characterization

The fabrication of memristors with monolayer h-BN presents several challenges due to the difficulties in obtaining uniform properties and the presence of cracks caused by the wet transfer process. In contrast, multilayer h-BN has the ability to maintain better quality and stability during the device fabrication process. Additionally, the presence of native defects and a higher defect density in multilayer h-BN layers makes it more suitable for forming conductive channels in the perpendicular direction. For these reasons, we utilized multilayer h-BN to fabricate memristors using a MIM device structure.



Figure 4.5 Fabrication process of metal/multilayer h-BN/metal devices. (a) Fabricate the testing pads with photolithography. (b) Fabricate the nano-scale electrode using EBL. (c) Transfer multilayer h-BN on the bottom electrode. (d) Fabricate the top testing pads using photolithography. (e) Fabricate nano-scale top electrodes with EBL. (f) Optical microscope image of fabricated Au/Ag/multilayer h-BN/Au devices.

The fabrication process of metal/multilayer h-BN/metal devices is depicted in Figure 4.5 and differs from the process used for monolayer h-BN memristors. The low efficiency of monolayer h-BN memristor fabrication is attributed to the prolonged time required by the EBL process to expose the entire electrode structure, including the large pads (several hundred  $\mu$ m<sup>2</sup>) used for probe contact in electric measurement. To enhance the yield of multilayer h-BN devices, we incorporated photolithography and EBL into the fabrication process.

We first fabricated the large pads for probe station measurement using photolithography, electron beam evaporation, and lift-off. The pad size was 50  $\mu$ m  $\times$  60 μm, which was easily achievable with the mask aligner (model MJB4 from SUSS Micro Tec) used in our process, and the size of the pad was sufficient for the conductive probes (radius 5 μm, model: 73CT-CMIA/50 from American Probe & Technologies) employed in the probe station.

We then used EBL to fabricate the nano-scale bottom electrode, as shown in Figure 4.5b. Now, we only use EBL to fabricate very small patterns; the time cost of EBL is reduced, and the efficiency improves. When the bottom electrode was completed, multilayer h-BN was transferred onto the bottom electrode using the standard wet transfer method (Figure 2.4) described in Chapter 2. We then repeated the electrode fabrication process for the top electrodes (Figure 4.5d and 4.5e). Finally, an optical image of the completed device is presented in Figure 4.5f. Although there are some cracks in h-BN after fabrication, the device area is still wholly covered by h-BN, indicating the successful fabrication of devices using the modified method. This method can save many sources of EBL and improve the efficiency of the device fabrication process, which is useful for prototype research.

Following the fabrication of Au/Ag/multilayer h-BN/Au devices, we conducted electrical characterization using a SPA connected with a probe station. Figure 4.6a presents a plot with over 400 threshold RS cycles, a significant increase compared to the Au/Ag/monolayer h-BN/Au devices. The set voltage range in the I-V curves, which ranges from 0.2 V to 0.4 V, is also very low. We measured the current at 0.2 V in both HRS and LRS, as shown in Figure 4.6b. The current on/off ratio is approximately 100, lower than that of monolayer h-BN-based memristors but still sufficient to distinguish between HRS and LRS states. The current versus counts plot in Figure 4.6b demonstrates acceptable cycle-to-cycle variability in this device. The resistance at HRS is approximately  $10^5 \Omega$ , which is lower than that of monolayer h-BN, indicating better conductivity likely due to increased defects within the material. These defects may also contribute to the formation of conductive filaments and enhance the endurance of Au/Ag/multilayer h-BN/Au devices.



Figure 4.6 Electrical characterization of Au/Ag/multilayer h-BN/Au devices. (a) More than 400 threshold resistive switching cycles. (b) Current read at 0.2 V indicates an on/off ratio of 100 and a low cycle-to-cycle variability.

We conducted an analysis of the variability in Au/Ag/multilayer h-BN/Au devices. Figure 4.7 presents the I-V response of two different devices, revealing that all Au/Ag/h-BN/Au devices exhibit threshold RS behavior, regardless of the thickness of h-BN used in the devices (compare to monolayer h-BN devices).



Figure 4.7 I-V curves of two Au/Ag/multilayer h-BN/Au devices.

In Figure 4.7a, the set voltage is significantly lower than in Figure 4.7b. Although both devices begin at  $10^{-14}$  A, the left device demonstrates superior h-BN insulating properties, maintaining high resistance until breakdown. Conversely, the device on the right requires a higher applied bias of  $\sim$ 1.5 V to build conductive filaments.

Additionally, the current on/off ratios between the devices differ, with the left device exhibiting a high on/off ratio of up to  $10^8$ , while the right device's on/off ratio is lower, at around  $10^4$ . These results indicate that  $Au/Ag/multilayer$  h-BN/Au devices display device-to-device variability, and the quality of the h-BN can affect the device's performance, even when fabricated using the same parameters and process. It is worth noting that the uniform quality of CVD-grown h-BN remains challenging due to limitations in CVD synthesis technology for 2D materials.



Figure 4.8 Unstable non-volatile resistive switching behavior in Au/Ag/multilayer h-BN/Au devices. (a) Memristor shows threshold RS at low current limitation while nonvolatile RS at a higher current limitation. (b) Non-volatile RS in another Au/Ag/multilayer h-BN/Au memristor.

Most Ag/h-BN compositions display threshold-type resistive switching because the conductive filaments contain unstable Ag atoms. Nonetheless, Au/Ag/multilayer h-BN/Au devices have also been observed to exhibit non-volatile RS. In Figure 4.8, two examples of Au/Ag/multilayer h-BN/Au devices with non-volatile RS are illustrated. Figure 4.8a demonstrates that as the current limitation increases from  $10^{-8}$  A to  $10^{-6}$  A, the RS becomes non-volatile. The plots in Figure 4.8b indicate that a higher current limitation of  $10^{-4}$  A in the Au/Ag/multilayer h-BN/Au devices can transform the RS from threshold to bipolar in this device. The reason might be the width of the conductive filament increased under high current limitation.

However, the conductive path is still not available to show a stable non-volatile RS. In Figure 4.9, the Au/Ag/multilayer h-BN/Au device shows a threshold and bipolar RS under the same current limitation of  $10^{-5}$  A. The conductive filaments were not stale in the devices and ruptured quickly.



Figure 4.9 Threshold and bipolar coexistence under the same current limitation,

The current-time (I-t) test was conducted on Au/Ag/multilayer h-BN/Au device after it was switched to LRS. A constant voltage of 0.1 V was applied to the top electrode, and the resulting I-t plots are displayed in Figure 4.10. Initially, the current in LRS was approximately  $10^{-6}$  A and decreased to  $10^{-9}$  A in 250 s, which is a relatively short retention time for bipolar RS devices. Subsequently, a constant voltage of 0.1 V was reapplied to the top electrode, and the resulting data is shown in the right I-t plot. The current between the top and bottom electrodes continued to decrease until it reached the high-resistance state (HRS). The I-t plots indicate that the bipolar resistive switching in Au/Ag/multilayer h-BN/Au devices is not stable, and the conductive filaments will rupture within a short time.



Figure 4.10 I-t plot for the Au/Ag/multilayer h-BN/Au devices showing bipolar RS.

Figure 4.11a and 4.11d presents the threshold RS curves obtained using positive and negative bias in the same Au/Ag/multilayer h-BN/Au device. These I-V cycles

exhibit similar set voltage and reset voltage regardless of the bias's polarity. In Figure 4.11b, the set voltage on the positive side is approximately 2 V, with a median value of 2.1 V. For the reset voltage in Figure 4.11c, the values range from 1 V to 1.5 V, with a median value of 1.4 V. The set and reset voltages extracted from I-V curves under negative bias are presented in Figure 4.11e and Figure 4.11f. The median value of the set voltage is -1.7 V, and the reset voltage is -1 V. Notably, the set and reset voltages in positive and negative threshold RS cycles are very close. The migration of Ag ions to the Au electrode side makes the RS in opposite electric field to be possible.



Figure 4.11 Threshold RS in Au/Ag/multilayer h-BN/Au devices under positive and negative bias. (a) I-V curves of threshold RS under positive bias. (b) Set voltage analysis of the I-V curves under positive bias. (c) Reset voltage distribution of the I-V curves under positive bias. (d) I-V curves under negative bias. (e) Set voltage distribution of I-V curves under negative bias. (f) Reset voltage distribution analysis of I-V curves under negative bias.

## 4.3.5. Crossbar array of Au/Ag/multilayer h-BN/Au devices

The Au/Ag/multilayer h-BN/Au devices display threshold RS with variability observed in different devices. We propose that the primary cause of this variability is the non-uniform quality of the multilayer h-BN used, despite consistent fabrication and characterization parameters. Discrepancies arise within areas of the same h-BN piece,

attributable to the limitations of current CVD growth technology, resulting in inhomogeneous h-BN quality.

To test this hypothesis, we have created a crossbar structure for the Au/Ag/multilayer h-BN/Au devices, simultaneously examining the potential for a highdensity memristor array. In this crossbar arrangement, multiple memristors, arranged in a  $10 \times 10$  grid, would utilize the same h-BN stack area, likely ensuring that the h-BN layers in these devices exhibit comparable performance characteristics. To minimize deviations caused by h-BN quality, the crossbar structure is designed at the nano-scale, and EBL is employed in the device fabrication process.



Figure 4.12 Topography map of the crossbar array of Au/Ag/multilayer h-BN/Au devices. (a) Optical microscope image of the crossbar array. (b) Zoom in the center area.

(c) SEM image of the crossbar part and some wrinkles of h-BN is observed. (d)

Dimensions of the top and bottom electrodes are both around 800 nm.

The topographical features of the Au/Ag/multilayer h-BN/Au devices integrated with a crossbar structure are depicted in Figure 4.12. The crossbar array is meticulously fabricated using a combination of techniques, including EBL, wet transfer, electron beam evaporation, and a lift-off process. Figure 4.12a presents an optical microscope image of the entire crossbar array, which is composed of a 10 by 10 grid, yielding a total of 100 Au/Ag/multilayer h-BN/Au devices available for characterization post-

fabrication. A 30 nm thick layer of Au is deposited over the Ag layer, serving as a protective shield against oxygen in the atmosphere. The orange-colored electrodes are the bottom ones, as the light absorption by the h-BN layer covering on bottom electrodes induces this color, while the yellow-colored electrodes are the top ones.

The magnified image of the central region, as depicted in Figure 4.12b, clearly demonstrates that the crossbar array is encased in a uniformly distributed h-BN layer, which is presumed to possess consistent thickness and quality. However, the SEM image featured in Figure 4.12c reveals the presence of several wrinkles across the crossbar array, potentially impacting device performance and augmenting device-todevice variability. The dimensions of the electrodes, as characterized in Figure 4.12d, measure approximately 800 nm  $\times$  800 nm.



Figure 4.13 I-V curves of four Au/Ag/multilayer h-BN/Au devices from the same crossbar array.

Figure 4.13 presents the I-V curves for four devices from the same Au/Ag/multilayer h-BN/Au crossbar array. A consistent set of voltage and current limitations were applied during the I-V characterization of these devices. The data in Figure 4.13 reveals that the threshold RS performance among the four devices is generally consistent. However, a slight deviation is observed in the device depicted in Figure 4.13a, which has a lower set voltage of approximately 0.2 V compared to the other devices, which show a set voltage of around 0.5 V. Despite this deviation, it is considered acceptable.

The crossbar array devices exhibit a substantially greater degree of homogeneity in threshold RS performance when compared to the cross-point structure devices. This superior performance can be attributed to the utilization of a uniform h-BN stack at the core of the crossbar array. The operational area within the crossbar array measures approximately 11 μm by 11 μm at the crossbar center, which is a relatively small area where the quality of the multilayer h-BN stack may be more consistently maintained.

In contrast, the cross-point array in Figure 4.5f demonstrates a substantial span of up to 500 μm between devices. Due to this extended distance, variability in the h-BN stack quality may arise, leading to noticeable device-to-device variability. Given the limitations in synthesis technology, achieving precise uniformity in h-BN through CVD is challenging. Therefore, it is understandable that the crossbar array devices do not exhibit completely consistent performance.

The existence of wrinkles in a 11 μm by 11 μm area may have an impact on device performance and contribute to differences between devices. In the future, advancements in the quality and uniformity of h-BN or decreases in device dimensions may lead to a reduction in device-to-device variability.



# 4.3.6. Au/Ti/multilayer h-BN/Au devices

Figure 4.14 Topography and electric characterization of Au/Ti/h-BN/Au device. (a) SEM image of a Au/Ti/h-BN/Au device. (b) I-V curves show a typical bipolar resistive switching behavior.

Ti is commonly utilized as an electrode material in memristors that incorporate h-BN [172]. In our study, we employed Ti as the top electrode with an additional protective layer of Au in cross-point structure devices and observed non-volatile RS behavior within the Au/Ti/multilayer h-BN/Au devices. The structure of the device consists of layers, from top to bottom, of Au (30 nm)/Ti (10 nm)/multilayer h-BN/Au (40 nm). The topographical representation of the device is illustrated in Figure 4.14a, where the BE and TE intersect to form the cross-point area where RS occurs.

The high-quality surface coverage of the h-BN is evident in the presence of distinct h-BN wrinkles. The I-V characteristics, presented in Figure 4.14b, show a characteristic bipolar resistive switching behavior. An initial forming process is observed in the I-V curves, which is also evident in the Ti/monolayer h-BN/Au devices (refer to Figure 4.4b). After the forming curve, subsequent I-V cycles exhibit minimal cycle-to-cycle variability. The set voltage is maintained at 2.5 V, while the reset voltage fluctuates between -1 V and -2 V. However, the device does not demonstrate an impressive endurance.

## 4.3.7. Au/multilayer h-BN/Au devices



Figure 4.15 Au/h-BN/Au device. (a) SEM image of the cross-point area. (b) Au/h-BN/Au device shows non-volatile resistive switching.

Au enjoys a reputation for its exceptional conductivity and chemical stability, features that enable it to resist oxidation more effectively than many other metals. As a result, Au is frequently utilized in electrical devices as electrodes or conductive pathways. We have previously mentioned that Au is also employed in devices that incorporate Ag and Ti, serving as both the bottom electrodes and a protective layer. In

order to further investigate their electrical properties, we have fabricated Au (40 nm)/multilayer hexagonal boron nitride (h-BN)/Au (40 nm) devices and evaluated their performance as memristors.

The fabrication process for the devices under consideration follows the same procedure as that for Au/Ag/multilayer h-BN/Au devices. Figure 4.15a displays a SEM image of the cross-point structure, which reveals the layered nature of the h-BN stack through the presence of visible wrinkles. The memristor dimensions are 160 nm (BE) by 230 nm (TE). Unlike devices incorporating Ag, the Au/multilayer h-BN/Au device demonstrates classic bipolar RS behavior. The set voltage for these devices falls within the range of 2 V to 7 V, while the reset voltage varies between -1 V and -4 V. As compared to memristors that incorporate Ag and Ti, the Au/multilayer h-BN/Au device exhibits slightly greater cycle-to-cycle variability.

Au/h-BN/Au memristors have been the subject of several studies [144, 231], where the bipolar RS phenomenon has also been reported. The conductive filament formation in the Au/h-BN/Au memristor is attributed to the metal's migration from the electrodes and the creation of boron vacancies [231].

### 4.4. Conclusion

In this chapter, we fabricate both monolayer and multilayer CVD-grown h-BNbased memristors at nano-scale, and the RS performance using different top electrodes (Ag, Ti, Au) are analyzed. The cross-point structure is used in the h-BN memristors with Ag, Ti and Au top electrodes, and the crossbar device structure is used for Au/Ag/multilayer h-BN/Au devices. We obtained some conclusions: i) Memristors based on h-BN with the sizes of 120 nm  $\times$  250 nm in cross-point and 800 nm  $\times$  800 nm in crossbar structure are achieved by EBL. ii) The RS behavior type in the h-BN-based memristors depends on the top electrode metal used in the device. Memristors with Ag electrode show threshold RS in both monolayer and multilayer h-BN devices. However, the memristors using Ti and Au show non-volatile RS behavior. Our work provides useful information about RS in memristors based on CVD-grown h-BN and offers a feasible optimization method to modify the variability in device-to-device.

# Chapter 5: Limited breakdown in onetransistor-one-memristor cell

#### 5.1. Introduction

2D materials are considered promising candidates for the fabrication of all kinds of electronic devices and circuits, owing to their superior physical, chemical, electrical, mechanical, and thermal properties. Among the 2D materials family, h-BN is especially important because it has one of the widest bandgaps known (5.9 eV) [120], and hence it is one of the few 2D materials that can be used as dielectric in different devices. Mechanically exfoliated h-BN holds a very low number of local atomic defects [144]; when exposed to an electrical field, this can minimize the leakage current and maximize the capacitance effect, enabling its use as dielectric in transistors [232,233] and capacitors [234]. However, when fabricating real devices at the wafer level, h-BN (and most other 2D materials) contain a much higher number of local defects because i) the synthesis methods, such as CVD, result in lattice distortions, especially in multilayers [197] – note that in electronic devices h-BN is usually multilayer, as the thickness of a monolayer is 0.33 nm and that is not enough to block tunnelling current [235]. And ii) the evaporation of metal on the h-BN stack produces defects by metallic ions penetration in the uppermost layers [236]. For these reasons, and due to its low dielectric constant  $(\sim 3)$ , it is believed that h-BN is not a good gate dielectric for transistors.

CVD-grown h-BN can be also used to fabricate memristors, exhibiting non-volatile bipolar RS [108, 139], and/or volatile unipolar RS [230] – often referred to as thresholdtype RS. The observation of one RS regime or another depends on the shape of the conductive filament formed across the h-BN stack when voltage is applied, which can be controlled using different types of electrode materials and/or current limitations [237] – this is necessary to control the energy delivered during the dielectric breakdown of the h-BN stack, which reduces the width of the conductive filament and enables it to be reset. In most exploratory studies the current limitation is applied using a semiconductor

parameter analyzer. However, in real circuits, such a setup is not available, and this is typically done using a transistor connected in series to the memristor.

Very few studies have successfully fabricated 1T1M cells using 2D materials [238, 240-242], but none of them measured threshold-type RS. Moreover, the size of the devices was normally very large  $(>10 \mu m^2)$ , and the amount of data presented was scarce. In this article, we present the first all-2D materials-based 1T1M cells exhibiting threshold-type RS. We use transistors with a 4  $\mu$ m<sup>2</sup> MoS<sub>2</sub> channel as the current limitation element and  $0.3 \mu m^2$  h-BN memristors that exhibit reliable threshold-type RS over thousands of cycles. This behavior is consistently observed in multiple devices, although there is an inherent device-to-device variability, which we also quantify something never done before for 1T1M cells.

### 5.2. Transistor and memristor candidate for 1T1M cell

Prior to initiating the 1T1M project, it is imperative to carefully consider the appropriate transistor and memristor components. In Chapters 3 and 4, we conducted a study on memristors based on mechanically exfoliated h-BN and those grown via CVD. Our findings indicate that the CVD-grown h-BN-based memristors exhibit reversible RS, making them a prospective and promising candidate for the RS layer in memristor fabrication.

Regarding transistors, we have selected mechanically exfoliated  $MoS<sub>2</sub>$  as the channel material. Extensive research has been conducted on transistors utilizing mechanically exfoliated  $MoS<sub>2</sub>$  [243-245], and the efficacy of  $MoS<sub>2</sub>$  as a transistor channel has been well-established.

#### 5.2.1. Fabrication of MoS2 transistor

We chose  $ME MoS<sub>2</sub>$  as the channel material for constructing transistors in order to assess its electrical performance. The MoS<sub>2</sub> crystals were sourced from the Moly Hill mine in Quebec, Canada, and were obtained through the mechanical exfoliation method discussed in Chapter 2.

To begin, we utilized a confocal Raman imaging system (with a wavelength of 532nm and model Alpha300R from Wi Tec) to examine the exfoliated  $MoS<sub>2</sub>$  flake on the substrate. The Raman spectrum, depicted in Figure 5.1, shows peaks that align well with previously reported  $MoS<sub>2</sub>$  Raman profiles [246], thereby verifying the authenticity of the acquired  $MoS<sub>2</sub>$  flakes. However, the data alone is insufficient to determine the layer count within the  $MoS<sub>2</sub>$  flake. Therefore, we will proceed to use an AFM to accurately measure the thickness of the  $MoS<sub>2</sub>$  at a later step.



Figure 5.1 Raman data of the exfoliated  $MoS<sub>2</sub>$  flake on substrate.

We fabricate  $MoS<sub>2</sub>$  transistors using a conventional configuration, in which the source and drain contacts are placed on top of the  $MoS<sub>2</sub>$  flake. To tackle the alignment difficulties encountered during the photolithography process, we use the Au electrode transfer technique outlined in Figure 3.18 to accurately position the source and drain on the surface of the ME  $MoS<sub>2</sub>$ . A visual representation of the device, along with a schematic illustration of its structure, is shown in Figure 5.2. The transistor channel measures approximately 4 μm in length and has variable width due to the non-uniform geometry of the ME MoS2 flake.

Detailed structural specifications of the transistor are depicted in Figure 5.2b. For the back-gate transistor, a 300 nm thick  $SiO<sub>2</sub>$  layer serves as the gate dielectric, and a 40 nm thick Au film, which acts as the source and drain electrodes, is transferred onto the MoS2 flake.



Figure 5.2 MoS<sub>2</sub> transistor fabricated using transferred Au as source and drain. (a) Optical microscope image of a  $MoS<sub>2</sub>$  transistor. (b) Structure illustration of the  $MoS<sub>2</sub>$ based back-gate transistor.

Additionally, we utilize EBL to fabricate conventional back-gate transistors. The complete structure and optical images are displayed in Figure 5.3. The image on the left illustrates the transistor's top view, while the image on the right provides a magnified optical microscope image of the fabricated transistor. Following the transfer of the ME  $MoS<sub>2</sub>$  onto a pre-marked  $SiO<sub>2</sub>/Si$  wafer, EBL overlay patterning is employed to delineate the source and drain patterns onto the ME MoS2. Subsequently, a 40 nm layer of Au is deposited, which is then lifted off to finalize the transistor fabrication process. The larger pads are designated for probe contact areas.

In Figure 5.3b, the metal pad on the left serves as a reference mark for the overlay patterning. Given the sufficient length of the  $MoS<sub>2</sub>$  flake in Figure 5.3b, we have fabricated two transistors using the identical  $MoS<sub>2</sub>$  flake.



Figure 5.3 Back-gate transistor based on ME  $MoS<sub>2</sub>$ . (a) Top view of the  $MoS<sub>2</sub>$  transistor. (b) Optical microscope image of part of the transistors.

#### 5.2.2. Materials and devices characterization

The characterization of mechanically exfoliated  $MoS<sub>2</sub>$  flakes is initiated with an OM (model LV100N POL from Nikon). The source/drain and mark are created using either photolithography (model MJB4 from SUSS) or EBL (pattern system from Raith combined with Quantan 200 FEG from FEI), electron beam evaporation (model PVD 75 from Kurt J. Lesker), and lift-off. The quality of these electrodes is assessed through OM. Following the completion of  $MoS<sub>2</sub>$  transfer, the  $MoS<sub>2</sub>$  flakes on the substrate are analyzed with an AFM (model Multimode V from Bruker) in tapping mode, utilizing tips (NCH) from Nano World.



Figure 5.4 Illustration of transistor electrical characterization.

The back-gate transistor is a three-terminal device that necessitates gate bias in the electrical characterization process. In our devices, we employ n-doped Si (0.002-0.004 Ω.cm) as a back-gate to apply the gate bias during testing. To apply the bias on the Si, we affix the transistor to a polished Cu plate using conductive carbon tape (from NEM), which has a good conductivity ( $\leq 5 \Omega/mm^2$ ).

Then, the probes of the probe station (M150 from Cascade) connected to a semiconductor parameter analyzer (model 4200 from Keithley) are placed on the transistor, as illustrated in Figure 5.4. The source-measure unit (SMU) 1 connects the source, and SMU2 connects the bottom Cu plate. The ground (GND) probe is placed on the drain to form a conductive channel with SMU1. The bias can be applied to the transistor via SMU1 and SMU2.

#### 5.2.3. Characterization of the transistor with transferred source/drain

We successfully fabricated the transistor using the Au transfer method, which eliminates the need for complex alignment processes in photolithography. The ME MoS2 flake was characterized using AFM, with the topography map presented in Figure 5.5a and the thickness of the  $MoS<sub>2</sub>$  flake measuring approximately 5.29 nm, as shown in Figure 5.5b. Following the inspection of the  $MoS<sub>2</sub>$  flake, the Au pattern was transferred onto it to form the transistor channel, as depicted in Figure 5.5c, with a channel length of 4  $μm$ .

After successfully fabricating the transistor, we conducted an analysis of its output performance. The output results are displayed in Figure 5.5d, which shows that the source-drain voltage (V<sub>ds</sub>) varies from 0 V to 1 V while the gate voltage (V<sub>g</sub>) is incremented from 0 V to 10 V in steps of 2 V, maintaining a constant value throughout. The I-V curves exhibit a desirable current saturation in the output characteristics. In addition, the current within the MoS<sub>2</sub> plane can be modulated by adjusting the V<sub>g</sub>.



Figure 5.5 Topography map of the transistor with transferred source/drain and its electrical performance. (a) AFM topography map of ME  $MoS<sub>2</sub>$  on a substrate. (b) ME  $MoS<sub>2</sub>$  thickness. (c) Optical microscope image of the transistor. (d) Output plot of the transistor based on ME MoS<sub>2</sub>.

We have fabricated an array of devices featuring  $MoS<sub>2</sub>$  flakes of varying thicknesses, and the output plots for four such devices are displayed in Figure 5.6. For a direct comparison, the output curves are presented using a consistent scale for both  $V_{ds}$ and the source-drain current ( $I_{ds}$ ). The  $V_g$  is increased from 0 V to 10 V with steps of 2 V. The trend of current change in response to  $V<sub>g</sub>$  is consistent across all transistors. However, there is a noticeable variation in the current levels, which suggests device-todevice variability. This variation is deemed acceptable when considering the disparate channel widths and the range of thicknesses present in the ME MoS<sub>2</sub> employed in the fabrication of these four transistors.

The use of  $MoS<sub>2</sub>$  transistors with transferred source/drain has revealed a low output current, which can likely be attributed to the contact resistance between the channel and source/drain. Furthermore, the structural design of these transistors presents challenges when attempting to integrate them into 1T1M cells.



Figure 5.6 Output curves of 4  $MoS<sub>2</sub>$  transistors using transferred source/drain. The channel length of all transistors is 4 μm. The top-right corner is the thickness of the ME MoS<sub>2</sub> used in each transistor.
### 5.2.4. Transistors fabricated using EBL method

To enhance the performance of  $MoS<sub>2</sub>$  transistors, we employed the EBL method for the creation of the source and drain electrodes. The fabrication process encompasses the following steps:

- i) Exfoliating  $MoS<sub>2</sub>$  flakes from the bulk  $MoS<sub>2</sub>$  crystal.
- ii) Transferring the MoS<sub>2</sub> flakes onto a 300 nm SiO<sub>2</sub>/Si substrate using a dry transfer method.
- iii) Characterizing the  $MoS<sub>2</sub>$  flakes with AFM to verify their thickness and quality.
- iv) Utilizing EBL to image the source and drain patterns onto the  $MoS<sub>2</sub>$  flake, where the channel length and width are ascertained.
- v) Depositing metal via electron beam evaporation to form the source and drain electrodes.
- vi) Executing a lift-off process to eliminate any unwanted metal.

These meticulous steps ensure the precise construction of the  $MoS<sub>2</sub>$  transistors, optimizing their performance and reliability.

The channel topography of the transistors is ultimately displayed in Figure 5.7, showcasing three  $MoS<sub>2</sub>$  transistors along with their output curves. In the sequence from Figure 5.7a to Figure 5.7c, the topography maps of the transistor channels are presented, with the channel lengths and widths indicated in the bottom-left corner of each map. The channel lengths are uniformly approximately  $2 \mu m$ , while the widths vary slightly, ranging from 1.2 μm to 2.3 μm, reflecting the inherent difficulty in controlling the size of the mechanically exfoliated  $MoS<sub>2</sub>$  flakes. The corresponding output curves are displayed adjacent to the SEM images on the right (Figures 5.7d to 5.7f).

Upon comparison of Figures 5.7d to 5.7f, it is observed that all transistors exhibit analogous I-V curves, signifying a consistent property of  $MoS<sub>2</sub>$  as a transistor channel material. Regardless of the varying channel widths and  $MoS<sub>2</sub>$  flake thicknesses, the output performance of these transistors remains highly comparable under the applied  $Vg$ , which ranges from -20 V to 40 V. This consistency suggests that the variability between devices is within acceptable limits.



Figure 5.7 SEM images of the channel in the  $MoS<sub>2</sub>$  transistors and the output curves. (a)-(c) SEM images of three transistors and their channel length and width. (d)-(f) Output curves of the  $MoS<sub>2</sub>$  transistors in (a) to (c).

In pursuit of a more comprehensive analysis of the performance of  $ME\ MoS<sub>2</sub>$ transistors, we created six additional transistors using exfoliated  $MoS<sub>2</sub>$  as the channel material. Upon the completion of the fabrication process, we characterized the output curves for each transistor, with these initial results depicted as black lines in Figure 5.8. Subsequently, we stored the transistors in a dry box for a duration of one month, maintaining the internal humidity at approximately 10%. The subsequent output curves, post one-month storage, are represented by red lines in Figure 5.8. Throughout both testing phases, no gate bias was applied to the transistors.

The visual distinction between the black and red lines in Figure 5.8 is quite evident, highlighting a performance discrepancy. The findings suggest that the current of the ME MoS2-based transistors undergoes degradation over time. Nonetheless, the observed reduction in current is only from  $10^{-6}$  A to  $10^{-7}/10^{-8}$  A, which remains within acceptable scale. The thickness of the MoS<sub>2</sub> flakes for each transistor is indicated in the top-right corner of the respective plots in Figure 5.8. Our study indicates that variations in  $MoS<sub>2</sub>$ thickness do not exert a significant impact on the retention performance of the back-gate transistors.



Figure 5.8 Output curves of 6 MoS<sub>2</sub>transistors after long time. Black curves present the fresh output curves at  $V_g = 0$  V. Red curves present output curves at  $V_g = 0$  V after 1 month later.

We suppose that the observed decay in the planar current is attributable to the adsorption of atmospheric moisture by the  $MoS<sub>2</sub>$  channel, as suggested by reference [247]. To shield the  $MoS<sub>2</sub>$  from environmental exposure, we implemented a protective layer of ME h-BN with a thickness of approximately 10 nm atop the transistor, as illustrated in Figures 5.9a and 5.9b.

Initially, upon fabricating the transistors, we characterized and recorded their output curves, which are indicated as fresh in the plots with black lines. Later, we transferred the ME h-BN layer over the transistors and stored them in a dry environment with a humidity level of 10%. After a period of one month, we retrieved the transistors, reassessed their output curves, and represented these new measurements with red lines in the plots.



Figure 5.9 ME h-BN as a protective layer for  $MoS<sub>2</sub>$  transistors. (a)-(b) Optical microscope images of two  $MoS<sub>2</sub>$  transistors covered by ME h-BN flakes. (c)-(d) Output curves of the transistors in (a) and (b), respectively. Black lines are the output curves obtained from fresh devices and red lines are the output curves obtained from the transistor 1 month later.

However, this protective approach did not yield the desired outcome, as evidenced by the output curves in Figures 5.9c and 5.9d, which show no significant deviation from the initial curves in Figure 5.8—those without the h-BN overlay on the  $MoS<sub>2</sub>$  surface. This is contrary to other studies that have reported positive results using ME h-BN as a protective layer for  $MoS<sub>2</sub>$  transistors [107]. We speculate that during the initial electrical characterization, the  $MoS<sub>2</sub>$  may have already absorbed moisture from the air, rendering the subsequent protection ineffective. Nevertheless, it is plausible that the transistor performance could be restored through an annealing process [247].

The transistors fabricated via the EBL method in the research exhibit a decreasing output current level, as shown in Figure 5.8. Despite this decrease, the final output current remains consistent among all transistors. This consistency in low current levels is beneficial for use as a current limiting element in electronic devices, particularly memristors. The low current can be employed to restrict the width of conductive filaments in memristors, facilitating the reset process from the LRS to HRS state.

#### 5.3. 1T1M cell

#### 5.3.1. Characterization of 1T1M cell

Each 1T1M cell consists of one back-gated transistor with mechanically exfoliated  $MoS<sub>2</sub>$  as the semiconducting channel in which 300 nm  $SiO<sub>2</sub>$  is used as gate dielectric and one memristor with a top-to-down vertical structure like Au/Ag/CVD h-BN/Au. The  $MoS<sub>2</sub>$  channel has a length of 2  $\mu$ m and a width that varies from one device to another from 2 µm to 6 µm, and the memristor has a lateral size of 500 nm by 600 nm. The devices are fabricated on a 300 nm  $SiO<sub>2</sub>/Si$  wafer via electron beam lithography, electron beam evaporation, wet transfer, and lift-off. The entire fabrication process is described in Figure 10a-e. The h-BN stack, grown via CVD on Cu foil, was purchased in Graphene Supermarket; the fact that we used commercial sources for the 2D materials gives more relevance to this study, as it can be reproduced by anyone.

The transfer of the h-BN stack was done following a standard wet transfer process, consisting of PMMA spin coating, and backing at 100 ºC for 3 min, etching the Cu foil in FeCl<sub>3</sub> solution for 2 hours, washing in HCl for 10 seconds, washing in pure water for 20 min, fishing the PMMA/h-BN stack with the target substrate, and removing the PMMA with an acetone bath for 12 hours. Regarding the  $MoS<sub>2</sub>$  channel of the transistors, bulk crystals from the Moly Hill mine were purchased on eBay, we exfoliated them using scotch tape and transferred them onto the target sample using a stage from Onway technology and a flexible and transparent stamp made of PDMS.

The correct fabrication of the devices was confirmed using an optical microscope (model LV100ND from Nikon), one SEM (model Gemini 500 from Carl Zeiss), a TEM (model JEM-2100 from JEOL), and one AFM (model Multimode V from Veeco). For the cross-sectional TEM experiments, sample preparation via a focused ion beam (FIB, model Helios NanoLab 450S) was needed. All the devices were characterized using a SPA (model 4200 from Keithley) connected to a probe station (model M150 from Cascade).

### 5.3.2. Result and Discussion

Figure 10f-g shows that the surface of the mechanically exfoliated  $MoS<sub>2</sub>$  layer remains clean of contaminants even after being transferred on the  $300 \text{ nm } \text{SiO}_2/\text{Si}$ substrate. The morphology of the memristor device is presented in Figure 10h, where the top (horizontal) and bottom (vertical) electrodes can be observed. The h-BN film in between the two electrodes can also be easily identified, as it formed some wrinkles. The cross-sectional TEM images of the Ag/h-BN/Au memristors reflect the correct layer structure of the h-BN (~15 layers, see Figure 10i). However, the presence of local defects in the lattice of the h-BN and at the interfaces is evident, which is a major difference compared to mechanically exfoliated h-BN stacks [236]. Note that the presence of these defects is necessary to reduce the energy-to-breakdown and enable the memristive effect, and that mechanically exfoliated multilayer h-BN stacks do not exhibit stable switching [197].



Figure 5.10 Fabrication and morphology of the 1T1M cell. (a-e) Fabrication flow for the 1T1M cells. (f) Optical microscope of the  $MoS<sub>2</sub>$  transistor. (g) AFM topographic map of the edge of the  $MoS<sub>2</sub>$  flake on the substrate. (h) Memristor device under the SEM view. (i) Cross-section TEM images showing the defect-rich layered structure of the h-BN stack.

After the 1T1M cell is fabricated, the electric characterization is going on with one SPA connected to a probe station. The connection between the terminals and the 1T1M cell is shown in Figure 5.11. SMU with voltage touches the top of Au/Ag/h-BN/Au (from top to bottom) memristor, and RVS will be applied through this probe. Another probe connects the GND to the source  $(S)$  of the MoS<sub>2</sub> transistor. By employing this method, when a voltage is applied across the SUM, the electrical current must traverse the memristor, proceed through the transistor, and ultimately return to the ground.



Figure 5.11 1T1M cell electrical characterization in the probe station.

We characterize the electrical properties of the  $MoS<sub>2</sub>$  transistors in DC (direct current) by applying RVS between the source and drain at different constant gate voltages (Figure 5.12a), as well as by applying RVS at the gate at a constant source-todrain voltage (Figure 5.12b) – these figures-of-merit are often called output and transfer characteristics, respectively. As it can be seen, the transistor is normally in on-state (for  $V<sub>g</sub>=0V$ ), and it requires the application of a negative voltage to be switched off. This behavior has been also observed in other studies [248,249], which has been associated with unintentional n-doping of the  $MoS<sub>2</sub>$  channel.

Next, we characterize isolated  $Au/Ag/h-BN/Au$  memristors in DC by applying RVS, using a current limitation of 1 µA. The devices show a transition from the HRS to the LRS at  $\sim$ 1.65 V and a transition from LRS to HRS at  $\sim$ 0.1 V – these events are often called set and reset, respectively (see Figure 5.12c). Similar threshold-type RS in h-BN has been observed in multiple publications [229,250]. However, it is well known that the current limitation of the semiconductor parameter analyzer takes around  $\sim$ 70  $\mu$ s to respond [220], meaning that during that time the current is unlimited and could uncontrollably damage the device. This produces a characteristic current overshoot and reduces the lifetime of the device – that might be the reason why references [196,251] only demonstrate a few RS cycles.

Then, we measure the 1T1M cell by applying ramped voltage stresses between the top electrode of the memristor and the source of the transistor, without using a gate voltage. Under these circumstances, the maximum current that can flow across the MoS<sub>2</sub> channel of the transistor is  $\sim$ 0.1  $\mu$ A, and that will be also the maximum current that can flow across the Au/Ag/h-BN/Au memristor. Figure 5.12d shows that the 1T1M cell successfully limited the current to  $\sim 0.1$   $\mu$ A without the current compliance function in the semiconductor parameter analyzer, but with the difference that the transistorbased current limitation is instantaneous.



Figure 5.12 Electrical properties of the  $MoS<sub>2</sub>$  transistors and  $Au/Ag/h-BN/Au$  resistive switching devices. (a) Output characteristic curves of the  $MoS<sub>2</sub>$  transistor. The saturation current exhibited a positive relationship with the gate bias applied. (b) Transfer characteristic curve while  $V_{ds} = 5$  V. (c) I-V curve of the Au/Ag/h-BN/Au memristor with a current limitation of 1 μA, imposed by the semiconductor parameter analyzer. (d) Performance of the same  $1T1M$  cell than in plot c using the  $MoS<sub>2</sub>$ transistor as current limitation element.

Next, we analyze the variability of the threshold-type RS behavior from one device to another by measuring many more cells. The results indicate that all the cells could switch on below 1 V bias as the Ag+ ions are very diffusive and can easily form the conductive filament/s [252]. While the RS behavior is reproducible in all devices (with RHRS/RLRS ratios always above 100) the set and reset voltages and the state resistances show variability from one cycle to another and from one device to another. Nevertheless, these deviations are like the ones observed in made of other materials, such as metaloxides [253] and phase-change [254]. The LRS current can be easily adjusted by changing the gate voltage of the transistors (see Figure 5.14a), which could be used to match characteristics across different devices. However, this may not be needed because in most applications the threshold-type RS is used to identify two states with high  $R<sub>HRS</sub>/R<sub>LRS</sub>$  ratio, and small fluctuations of  $R<sub>HRS</sub>$  and  $R<sub>LRS</sub>$  as those observed in Figure 5.13 are allowed.



Figure 5.13 Device-to-device variability in all-2D 1T1M cells. I-V plots for nine different all-2D 1T1M cells exhibiting threshold-type RS behavior. All the devices show similar switching voltages and  $R<sub>HRS</sub>/R<sub>LRS</sub>$  ratios of more than 100, which allows for clearly identifying each state. There is an inherent variability of the state resistances and switching voltages, although this is allowed by the targeted applications of this type of device.

We also test the robustness of the RS behavior by applying long sequences of ramped voltage stresses to the all-2D 1T1M cells. As Figure 5.14b shows, there is an intrinsic variability of switching voltages and state resistances, which is in line with that observed in other studies. Figure 5.14c shows the resistance versus cycle plot, in which it can be observed that the  $R<sub>HRS</sub>/R<sub>LRS</sub>$  ratio is always higher than 10, which allows easy state identification.



Figure 5.14 Electrical properties of the MoS<sub>2</sub>/h-BN 1T1M cells. (a) Typical I-V plot showing threshold RS behavior in an Au/Ag/h-Bn/Au device for different gate voltages in the MoS2 transistor. (b) Typical I-V plot showing threshold RS behavior in an Au/Ag/h-Bn/Au device for more than 1000 cycles. (c) Endurance plot measured in the 1T1M cell always has a LRS/HRS resistance ratio over 10, enough to detect the resistance of the states.

The set and reset voltages extracted from Figure 5.14b are plotted in Figure 5.15 The set voltage ranges from 0.6 V to 1 V, whereas the reset voltage has a narrower range of only 0.2 V. The device can set around 1 V and reset less than 0.5 V. The variability of the set and reset voltages is similar to the single Au/Ag/multilayer h-BN/Au memristors in Chapter 4.



Figure 5.15 Statistical analysis of the device's set and reset voltages in Figure 5.14b. The black line is the Weibull distribution.

Finally, we compare the device performance of our all-2D 1T1M cells with that of others previously reported, as shown in Table 5.1. Our  $MoS<sub>2</sub>/h-BN$  1T1M cells are the only ones that exhibit threshold-type RS behavior, with the additional advantages of relatively small size and relatively high endurance. More importantly, we characterize several 1T1M cells, something not done in previous studies. In addition, our devices exhibit the lowest operation currents, which is beneficial for reducing energy consumption.

Metrics	Ref. 238	Ref. 239	Ref. 240	Ref. 241	Ref. 242	This work
Transistor	1L CVD MoS <sub>2</sub>	4L	1L CVD WS <sub>2</sub>	1L	2nm	$3 \text{ nm}$
channel		ME WSe2		MOCVD MoS <sub>2</sub>	$CVD$ MoS <sub>2</sub>	ME MoS <sub>2</sub>
Transistor size	$L=2 \mu m$	$L=1.8 \mu m$	$L=1 \mu m$	$L=1 \mu m$	$L=2 \mu m$	$L=2 \mu m$
		$W = 20.5 \mu m$		$W=50 \mu m$		$W=2$ to 6 $\mu$ m
Transistor Source/Drain	Au	Ag	Graphene	Au	Ti	Au
<b>Transistor Gate</b>	Back-gate	Back-gate	Top-gate	Back-gate	Back-gate	Back-gate
Memristor			$Au/Ti/10 - 13$ L $Ag/WSe_2/Ag/Au/Ti/5nm$ CVD	$Au/$ CVD	Ti/2 nm CVD	Au/Ag/6 nm
	CVD h-BN/Au		h-BN/Graphene	MoS <sub>2</sub> /Au	$MoS_2/p^+Si$	CVD h-BN/Au
Memristor size	$0.5 - 1.5 \text{ }\mu\text{m}^2$	$490 \text{ }\mu\text{m}^2$	$12 \mu m^2$	$50 \text{ }\mu\text{m}^2$	NA	$0.3 - 1 \mu m^2$
Switching mode	Non-volatile	Non-volatile	Non-volatile	Non-volatile	Non-volatile	Threshold
	bipolar	unipolar	bipolar	bipolar	bipolar	unipolar
<b>RLRS/RHRS</b>	$~10^2$	70	10 <sup>2</sup>	10 <sup>5</sup>	$10^5 - 10^6$	$10^{2}$
Switching cycles	50(DC)	90 (DC)	1000 (AC)	5000 (AC)	35 (DC)	$>1000$ (DC)
Switching	<1 V	1.7V	2.5V	4 V	3.5V	$<$ l V
voltage						
On current	$130 \times 10^{-6}$ A	NA	$10^{-5}$ A	$10^{-5}$ A	$10^{-5}$ A	$10^{-9}$ to $10^{-7}$ A
Off current	$10^{-12}$ A	NA	$10^{-7} A$	$10^{-10}$ A	$10^{-10}$ A	$10^{-11}$ to $10^{-10}$ A
Test environment $ < 10^{-4}$ Torr		NA	NA	NA.	Air	Air

Table 5.1 Comparison of 1T1M cells based on 2D materials

### 5.4. Conclusion

In conclusion, we have fabricated 1T1M cells combining a 4  $\mu$ m<sup>2</sup> MoS<sub>2</sub> transistor in series with a  $0.3 \mu m^2$  h-BN memristor. The h-BN memristors exhibit reproducible threshold-type RS without the need to use the current limitation tool integrated into the semiconductor parameter analyzer, using the  $MoS<sub>2</sub>$  transistor as a current limiting element. The 1T1M cells show low operation voltages below 1V and state currents that are consistent over multiple devices, and we readily measure endurances above 1000 cycles. This study contributes to the development of 2D materials-based devices and circuital building blocks with functional capabilities.

# Chapter 6: Conclusion and perspectives

In conclusion, in this thesis, we have studied the dielectric property of 2D h-BN and explore its application in micro- and nano-scale electronic devices. We use multilayer h-BN that consists of small micro-flakes produced by mechanical exfoliation and largearea films synthesized via the chemical vapor deposition. The main mechanisms that produce the dielectric breakdown behavior is investigated through dozens of micro/nano scale MIM devices with multiple types of metals, Ag, Au, Pt and Ti, as top electrodes.

During this process, I have learned the mechanical exfoliation method to get 2D materials from bulk and wet transfer method to get clean h-BN from Cu foil. Moreover, I have learned how to use some large equipment used in the semiconductor industry, research institutes and universities, including photolithography, electron beam evaporation and electron beam lithography. In the characterization part, I have learned how to use the atomic force microscope, scanning electron microscope, the Raman spectrometer and the semiconductor parameter analyzer. One of the main advantages of the laboratory where I carried out this research is that I had unlimited access to all these machines, and my research required me to repeat the experiments multiple times to collect statistical information. Hence, I can happily say that I have mastered the use of all these machines, which I believe it will be very useful for me to find a job in the future.

In the first work, we investigate the dielectric breakdown behavior in mechanically exfoliated h-BN flakes, and the results indicate that:

- In mechanically exfoliated h-BN, the dielectric breakdown field depends on the type of metal electrode used. h-BN devices with metal electrodes having a lower diffusivity (like Pt) show higher dielectric breakdown field than others using electrodes like Au and Ti (which have higher diffusivity).
- When using Pt electrodes, one can get a dielectric breakdown voltage that follows a very close dependence with the thickness, leading to an average of 12 MV/cm.

Then we study the dielectric property of h-BN synthesized by chemical vapor deposition on Cu foil and get the conclusions below:

- CVD-grown h-BN has more defects than mechanically exfoliated one, resulting in observable dielectric breakdown at low voltage and observation of RS behavior.
- **Memristors based on CVD-grown h-BN with the size of 120 nm**  $\times$  **250 nm are** fabricated and characterized. The memristor's resistive switching varies depending on the top electrode metal used. The memristors are volatile with Ag electrodes, and non-volatile with Ti and Au electrodes.

In our third work, we connected a MoS<sub>2</sub>-based transistor in series with a h-BN memristor to form a 1T1M cell to enhance the memristor's electrical performance. We have drawn some conclusions from this study.

- Transistor based on  $MoS<sub>2</sub>$  works well as a current limitation element in the 1T1M. The current limitation forced by the transistor can limit the width of the conductive filaments in h-BN, ensuring the revertible threshold resistive switching in Au/Ag/h-BN/Au memristors.
- **1T1M cells combining a 4**  $\mu$ **m<sup>2</sup> MoS<sub>2</sub> transistor in series with a 0.3**  $\mu$ **m<sup>2</sup> h-BN** memristor achieve more than 1000 cycles, which is higher than the single memristors using the same materials and structure previously achieved in this work.
- The 1T1M cell has a low operation voltage of 1 V and a very low off-state current of around  $10^{-11}$  A, which is beneficial for energy savings.

Some areas still require further study. For instance, thinner ME h-BN flakes of less than 5 nm need to be examined, and more MIM samples are needed to conduct dielectric breakdown research. Moreover, CVD-grown multilayer h-BN needs to be more uniform after wet transfer to reduce device-to-device variability in memristors. For that reason, the research team to which I belonged is now exploring industrial CVDgrown samples from the company Aixtron, which is the only supplier capable of providing very good quality that is furthermore consistent from one batch to another. While the 1T1M cell has shown over 1000 cycles in DC mode, it is believed that it can achieve a higher endurance in pulse mode, which requires further research.

Overall, the data about multilayer h-BN dielectrics and resistive switching layers has yielded interesting results that can serve as the foundation for deployment of this material in circuits containing transistors and/or memristors, which have applications for data storage and in-memory computing – although dealing with real applications was out of the scope of this PhD thesis, as we focus on material and device properties.

# References

- [1] https://www.techtarget.com/whatis/definition/dielectric-material/
- [2] https://www.elprocus.com/what-is-dielectric-material-properties-applications/
- [3] M. Jayalakshmi, K. Balasubramanian, "Simple capacitors to supercapacitors an overview," International Journal of Electrochemical Science, 3, 1196-1217, 2008.
- [4] https://eepower.com/capacitor-guide/types/air-capacitor/#
- [5] X. F. Lu, L.A. Majewski, A. M. Song, "Electrical characterization of mica as an insulator for organic field-effect transistors," Organic Electronics, 9, 4, 473-480, 2008.
- [6] A. Maruvada, K. Shubhakar, N. Raghavan, K. L. Pey, S. J. O'Shea, "Dielectric breakdown of 2D muscovite mica," Scientific Reports, 12, 14076, 2022.
- [7] S. Huang, K. Liu, W. Zhang, B. Xie, Z. Dou, Z. Yan, H. Tan, C. Samart, S. Kongparakul, N. Takesue, H. Zhang "All-organic polymer dielectric materials for advanced dielectric capacitors: theory, property, modified design and future prospects," Polymer Reviews, 63, 3, 515-573, 2023.
- [8] L. Shi, R. Yang, S. Lu, K. Jia, C. Xiao, T. Lu, T. Wang, W. Wei, H. Tan, S. Ding, "Dielectric gels with ultra-high dielectric constant, low elastic modulus, and excellent transparency," NPG Asia Materials, 10, 821-826, 2018.
- [9] W. Zhou, S. Zhang, H. Zeng, "Perovskite oxides as a 2D dielectric," Nature Electronics, 5, 199-200, 2022.
- [10] M. Esro, O. Kolosov, P. J. Jones, W. I. Milne, G. Adamopoulos, "Structural and electrical characterization of  $SiO<sub>2</sub>$  gate dielectrics deposited from solutions at moderate temperatures in air," Applied Materials & Interfaces, 9, 1, 529-536, 2017.
- [11] A. K. Singh, R. G. Hennig, A. V. Davydov, F. Tavazza, "Al<sub>2</sub>O<sub>3</sub> as a suitable substrate and a dielectric layer for n-layer  $MoS<sub>2</sub>$ ," Applied Physics Letters, 107, 5, 053106, 2015.
- [12] Y. S. Lin, R. Puthenkovilakam, J. P. Chang, "Dielectric property and thermal

stability of HfO<sub>2</sub> on silicon," *Applied Physics Letters*, 81, 11, 2041-2043, 2002.

- [13] M. Spohner, "Study of dielectric properties of mineral oils and natural oils and methyl esters of natural oils," 2017 IEEE 19th International Conference on Dielectric Liquids (ICDL), Manchester, UK, 1-4, 2017.
- [14] P. Havran, R. Cimbala, J. Kurimský, B. Dolník, I. Kolcunová, D. Medved', J. Király, V. Kohan, L. Šárpataky, "Dielectric properties of electrical insulating liquids for high voltage electric devices in a time-varying electric field," Energies, 15, 1, 391, 2022.
- [15] C. Wang, X. Liu, X. Wang, N. Liu, X. Jiao, L. Liu, "Effects of low electric current in deionized water dielectric on corrosion of aluminum heat sinks in HV converter valves," 2017 IEEE 19th International Conference on Dielectric Liquids (ICDL), Manchester, UK, 1-4, 2017.
- [16] https://byjus.com/physics/dielectric-constant/
- [17] https://omnexus.specialchem.com/polymer-property/dielectric-strength/
- [18] S. Y. Lee, H. Kim, P. C. McIntyre, K. C. Saraswat, J. S. Byun, "Atomic layer deposition of  $ZrO<sub>2</sub>$  on W for metal-insulator-metal capacitor application," Applied Physics Letters, 82, 17, 2874-2876, 2003.
- [19] S. Knebel, U. Schroeder, D. Zhou, T. Mikolajick, G. Krautheim, "Conduction mechanisms and breakdown characteristics of  $Al_2O_3$ -doped  $ZrO_2$  high-k dielectrics for three-dimensional stacked metal-insulator-metal capacitors," IEEE Transactions on Device and Materials Reliability, 14, 1, 154-160, 2014.
- [20] A. Devoe, H. Trinh, F. Dogan, "Dielectric properties of polycrystalline and single-crystal magnesium oxide at high temperatures," International Journal of Applied Ceramic Technology, early view, 1-8, 2024.
- [21] S. W. Ellingson, "Electromagnetics I," LibreTexts, https://phys.libretexts.org/@go/page/24214
- [22] G. Rallis1, R. Sarathi, M. G. Danikas, "Dielectric strength of transformer oil of various qualities," Journal of Engineering Science and Technology Review, 14, 1, 200-205, 2021.
- [23] N. A. Pambudi, A. Sarifudin, R. A. Firdaus, D. K. Ulfa, I. M. Gandidi, R.

Romadhon, "The immersion cooling technology: current and future development in energy saving," Alexandria Engineering Journal, 61, 12, 9509- 9527, 2022.

- [24] L. Huitema, T. Monediere, "Dielectric materials for compact dielectric resonator antenna applications," Dielectric Material. InTech, 2012. doi:10.5772/50612.
- [25] J. Xu, W. Menesklou, E. I. Tiffe´e, "Processing and properties of BST thin films for tunable microwave devices," Journal of the European Ceramic Society, 24, 6, 1735-1739, 2004.
- [26] L. B. Kong, S. Li, T. S. Zhang, J. W. Zhai, F. Y. C. Boey, J. Ma, "Electrically tunable dielectric materials and strategies to improve their performances," Progress in Materials Science, 55, 8, 840-893, 2010.
- [27] H. Chen, F. Peng, Z. Luo, D. Xu, S. T. Wu, M. C. Li, S. L. Lee, W. C. Tsai, "High performance liquid crystal displays with a low dielectric constant material," Optical Materials Express, 4, 11, 2262-2273, 2014.
- [28] S. Wang, J. Y. Oh, J. Xu, H. Tran, Z. Bao, "Skin-inspired electronics: An emerging paradigm," Accounts of Chemical Research, 51, 5, 1033-1045, 2018.
- [29] T. Sekitani, T. Yokota, U. Zschieschang, H. Klauk, S. Bauer, K. Takeuchi, M. Takamiya, T. Sakurai, T. Someya, "Organic nonvolatile memory transistors for flexible sensor arrays," Science, 326, 5959, 1516-1519, 2009.
- [30] S. T. Han, Y. Zhou, V. A. L. Roy, "Towards the development of flexible nonvolatile memories," Advanced Materials, 25, 38, 5425-5449, 2013.
- [31] Z. Liang, M. Liu, L. Shen, L. Lu, C. Ma, X. Lu, X. Lou, C. L. Jia, "All-inorganic flexible embedded thin-film capacitors for dielectric energy storage with high performance," ACS Applied Materials & Interfaces, 11, 5, 5247-5255, 2019.
- [32] Y. Zhang, B. Di, X. Wen, W. Lei, L. Li; X. Xu, W. Kong, H. Chang, W. Zhang, "High performance bilayer MoTe<sub>2</sub> transistors with co-sputtered ternary  $HfAIO<sub>2</sub>$ high-k dielectric," *Applied Physics Letters*, 124, 12, 121901, 2024.
- [33] J. B. Kim, C. F. Hernandez, W. J. Potscavage, X. H. Zhang, B. Kippelen, "Lowvoltage InGaZnO thin-film transistors with  $Al_2O_3$  gate insulator grown by atomic layer deposition," Applied Physics Letters, 94, 14, 142107, 2009.
- [34] F. Wu, A. Xie, L. Jiang, S. Mukherjee, H. Gao, J. Shi, J. Wu, H. Shang, Z. Sheng, R. Guo, L. Wu, J. Liu, M. E. Suss, A. Terzis, W. Li, H. Zeng, "Inorganic-organic hybrid dielectrics for energy conversion: Mechanism, strategy, and applications," Advanced Functional Materials, 33, 28, 2212861, 2023.
- [35] M. Lei, B. Ji, S. Ding, R. Liu, B. Zhou, "Template-free formation of hybrid dielectric for flexible capacitive sensors with wide-pressure-range linear detection," Advanced Materials Technologies, 8, 23, 2301077, 2023.
- [36] Q. He, K. Sun, Z. Shi, Y. Liu, R. Fan, "Polymer dielectrics for capacitive energy storage: From theories, materials to industrial capacitors," Materials Today, 68, 298-333, 2023.
- [37] H. Palneedi, M. Peddigari, G. T. Hwang, D. Y. Jeong, J. Ryu, "Highperformance dielectric ceramic films for energy storage capacitors: Progress and outlook," Advanced Functional Materials, 28, 42, 1803665, 2018.
- [38] H. Pan, F. Li, Y. Liu, Q. Zhang, M. Wang, S. Lan, Y. Zheng, J. Ma, L. Gu, Y. Shen, P. Yu, S. Zhang, L.-Q. Chen, Y.-H. Lin, C.-W. Nan, "Ultrahigh-energy density lead-free dielectric films via polymorphic nanodomain design," Science, 365, 578-582, 2019.
- [39] P. Wang, X. Wang, G. Li, Y. Li, X. Yao, Z. Pan, "Interface engineering to optimize polarization and electric breakdown strength of  $Ba_2Bi_3.97Pr_{0.03}Ti_5O_{18}/BiFeO_3$  ferroelectric thin-film for high-performance capacitors," Chemical Engineering Journal, 443, 3, 133676, 2022.
- [40] Q. Chen, Y. Shen, S. Zhang, Q. M. Zhang, "Polymer-based dielectrics with high energy storage density," Annual Review of Materials Research, 45, 433-45, 2015.
- [41] D. Q. Tan, "Review of polymer-based nanodielectric exploration and film scaleup for advanced capacitors," Advanced Functional Materials, 30, 18, 1808567, 2019.
- [42] Qi. Yuan, F.-Z. Yao, S.-D. Cheng, L. Wang, Y. Wang, S.-B. Mi, Q. Wang, X. Wang, H. Wang, "Bioinspired hierarchically structured all-inorganic nanocomposites with significantly improved capacitive performance," Advanced Functional Materials, 30, 23, 2000191, 2020.
- [43] H. Lee, J. R. Kim, M. J. Lanagan, S. T. McKinstry, C. A. Randall, "High-energy density dielectrics and capacitors for elevated temperatures:  $Ca(Zr, Ti)O<sub>3</sub>$ " Journal of the American Ceramic Society, 96, 4,1209-1213,2013.
- [44] T. D. Huan, S. Boggs, G. Teyssedre, C. Laurent, M. Cakmak, S. Kumar, R. Ramprasad, "Advanced polymeric dielectrics for high energy density applications," Progress in Materials Science, 83, 236-269, 2016.
- [45] S. J. Kim, J. Mohan, J. S. Lee, H. S. Kim, J. Lee, C. D. Young, L. Colombo, S. R. Summerfelt, T. San, J. Kim, "Stress-induced crystallization of thin  $Hf_{1-X}Zr_XO_2$ films: The origin of enhanced energy density with minimized energy loss for lead-free electrostatic energy storage applications," ACS Applied Materials & Interfaces, 11, 5, 5208-5214, 2019.
- [46] Y. Zhu, P. Jiang, X. Huang, "Poly (vinylidene fluoride) terpolymer and poly (methyl methacrylate) composite films with superior energy storage performance for electrostatic capacitor application," Composites Science and Technology, 179, 115-124, 2019.
- [47] X. Huang, X. Zhang, G.-K. Ren, J. Jiang, Z. Dan, Q. Zhang, X. Zhang, C.-W. Nan, Y. Shen, "Non-intuitive concomitant enhancement of dielectric permittivity, breakdown strength and energy density in percolative polymer nanocomposites by trace Ag nanodots," Journal of Materials Chemistry A, 7, 15198-15206, 2019.
- [48] Y. Zhou, C. Yuan, S. Wang, Y. Zhu, S. Cheng, X. Yang, Y. Yang, J. Hu, J. He, Q. Li, "Interface-modulated nanocomposites based on polypropylene for hightemperature energy storage," Energy Storage Materials, 28, 255-263, 2020.
- [49] Z. Pan, S. Xing, H. Jiang, J. Liu, S. Huang, J. Zhai, "Highly enhanced discharged energy density of polymer nanocomposites via a novel hybrid structure as fillers," Journal of Materials Chemistry A, 7, 25, 15347-15355, 2019.
- [50] J. Yang, X. Zhu, H. Wang, X. Wang, C. Hao, R. Fan, D. Dastan, Z. Shi, "Achieving excellent dielectric performance in polymer composites with ultralow filler loadings via constructing hollow-structured filler frameworks," Composites Part A: Applied Science and Manufacturing, 131, 105814, 2020.
- [51] H. Chen, Z. Pan, W. Wang, Y. Chen, S. Xing, Y. Cheng, X. Ding, J. Liu, J. Zhai,

J. Yu, "Ultrahigh discharge efficiency and improved energy density in polymerbased nanocomposite for high-temperature capacitors application," Composites Part A, 142, 106266, 2021.

- [52] H. Li, Y. Zhou, Y. Liu, L. Li, Y. Liu, Q. Wang, "Dielectric polymers for hightemperature capacitive energy storage," Chemical Society Reviews, 50, 1, 6369- 6400, 2021.
- [53] R. Chau, J. Kavalieros, B. Roberds, R. Schenker, D. Lionberger, D. Barlage, B. Doyle, R. Arghavani, A. Murthy, G. Dewey, "30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays," International Electron Devices Meeting, Technical Digest., San Francisco, CA, USA, 45-48, 2000.
- [54] S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Arcot, M. Alavi, P. Bai, J. Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, V. Chikarmane, C. Choi, R. Frankovic, T. Ghani, G. Glass, W. Han, T. Hoffmann, M. Hussein, P. Jacob, A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Klopcic, J. Luce, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, P. Nguyen, H. Pearson, T. Sandford, R. Schweinfurth, R. Shaheed, S. Sivakumar, M. Taylor, B. Tufts, C. Wallace, P. Wang, C. Weber, M. Bohr, "A 90 nm logic technology featuring 50nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 /spl mu/m/sup 2/ SRAM cell," International Electron Devices Meeting, Technical Digest., San Francisco, CA, USA, 61-64, 2002.
- [55] R. Chau, S. Datta, M. Doczy, J. Kavalieros, M. Metz, "Gate dielectric scaling for high-performance CMOS: from  $SiO<sub>2</sub>$  to high-K," *Extended Abstracts of* International Workshop on Gate Insulator, Tokyo, Japan, 124-126, 2003.
- [56] A. Toriumi, K. Kita, K. Tomida, Y. Yamamoto, "Doped HfO<sub>2</sub> for higher-k dielectrics," ECS Transactions, 1, 5, 185-197, 2006.
- [57] H. Li, Y. Guo, J. Robertson, "Dopant compensation in HfO<sub>2</sub> and other high K oxides," Applied Physics Letters, 104, 19, 192904, 2014.
- [58] H. Sim, C. B. Samantaray, T. Lee, H. Yeom, H. Hwang, "Electrical and structural characteristics of high-k gate dielectrics with epitaxial Si<sub>3</sub>N<sub>4</sub>

interfacial layer on Si (111)," Japanese Journal of Applied Physics, 43, 12, 7926-792, 2004.

- [59] J. K. Huang, Y. Wan, J. Shi, J. Zhang, Z. Wang, W. Wang, N. Yang, Y. Liu, C. H. Lin, X. Guan, L. Hu, Z. L. Yang, B. C. Huang, Y. P. Chiu, J. Yang, V. Tung, D. Wang, K. K. Zadeh, T. Wu, X. Zu, L. Qiao, L. J. Li, S. Li, "High-k perovskite membranes as insulators for two-dimensional transistors," Nature, 605, 262-267, 2022.
- [60] D. Lin, W. Zhang, H. Yin, H. Hu, Y. Li, H. Zhang, L. Wang, X. Xie, H. Hu, Y. Yan, H. Ling, J. Liu, Y. Qian, L. Tang, Y. Wang, C. Dong, L. Xie, H. Zhang, S. Wang, Y. Wei, X. Guo, D. Lu, W. Huang, "Cross-scale synthesis of organic highk semiconductors based on spiro-gridized nanopolymers," Research, 2022, 9820585, 2022.
- [61] W. Jeon, "Recent advances in the understanding of high-k dielectric materials deposited by atomic layer deposition for dynamic random-access memory capacitor applications," Journal of Materials Research, 35, 7, 775-794, 2019.
- [62] M. M. Frank, "High-k/metal gate innovations enabling continued CMOS scaling," Proceedings of the ESSCIRC (ESSCIRC), Helsinki, Finland, 50-58, 2011.
- [63] L. Yin, R. Cheng, J. Ding, J. Jiang, Y. Hou, X. Feng, Y. Wen, J. He, "Twodimensional semiconductors and transistors for future integrated circuits," ACS Nano, 18, 11, 7739-7768, 2024.
- [64] A. G. F. Garcia, M. Neumann, F. Amet, J. R. Williams, K. Watanabe, T. Taniguchi, D. G. Gordon, "Effective cleaning of hexagonal boron nitride for graphene devices", Nano Letters, 12, 9, 4449-4454, 2012.
- [65] D. Pacilé, J. C. Meyer, Ç. Ö. Girit, A. Zettl, "The two-dimensional phase of boron nitride: Few-atomic-layer sheets and suspended membranes," Applied Physics Letters, 92, 13, 133107, 2008.
- [66] S. K. Kim, M. Popovici, "Future of dynamic random-access memory as main memory," MRS Bulletin, 43, 334-339, 2018.
- [67] A. A. Gismatulin, G. N. Kamaev, V. N. Kruchinin, V. A. Gritsenko, O. M. Orlov,

A. Chin, "Charge transport mechanism in the forming‑free memristor based on silicon nitride," Scientific Reports, 11, 2417, 2021.

- [68] C. Wang, X. Li, Z. Sun, Y. Liu, Y. Yang, L. Chen, "Research progress in dielectric-layer material systems of memristors," Inorganics, 12, 3, 87, 2024.
- [69] Z. Peng, F. Wu, L. Jiang, G. Cao, B. Jiang, G. Cheng, S. Ke, K. C. Chang, L. Li, C. Ye, "HfO2-based memristor as an artificial synapse for neuromorphic computing with tri-layer  $HfO<sub>2</sub>/BfFeO<sub>3</sub>/HfO<sub>2</sub>$  design," Advanced Functional Materials, 31, 48, 2107131, 2021.
- [70] W. Tong, W. Wei, X. Zhang, S. Ding, Z. Lu, L. Liu, W. Li, C. Pan, L. Kong, Y. Wang, M. Zhu, S.-Jun Liang, F. Miao, Y. Liu, "Highly stable HfO<sub>2</sub> memristors" through van der Waals electrode lamination and delamination," Nano Letters, 23, 21, 9928-9935, 2023.
- [71] J. Park, E. Park, S. G. Kim, D. G. Jin, H. Y. Yu, "Analysis of the thermal degradation effect on a  $HfO<sub>2</sub>$ -based memristor synapse caused by oxygen affinity of a top electrode metal and on a neuromorphic system," ACS Applied Electronic Materials, 3, 12, 5584-5591, 2021.
- [72] X. Xu, Y. Ding, S. X. Hu, M. Niemier, J. Cong, Y. Hu, Y. Shi, "Scaling for edge inference of deep neural networks," Nature Electronics, 1, 216-222, 2018.
- [73] H. Ning, Z. Yu, Q. Zhang, H. Wen, B. Gao, Y. Mao, Y. Li, Y. Zhou, Y. Zhou, J. Chen, L. Liu, W. Wang, T. Li, Y. Li, W. Meng, W. Li, Y. Li, H. Qiu, Y. Shi, Y. Chai, H. Wu, X. Wang, "An in-memory computing architecture based on a duplex two-dimensional material structure for in situ machine learning," Nature Nanotechnology, 18, 493-500, 2023.
- [74] R. W. Keyes, "Fundamental limits of silicon technology," Proceedings of the IEEE, 89, 3, 227-239, 2001.
- [75] D. Jena, K. Banerjee, G. Xing, "Intimate contacts," Nature Materials, 13, 1076- 1078, 2014.
- [76] K. Uchida, H. Watanabe, A. Kinoshita, J. Koga, T. Numata, S. Takagi, "Experimental study on carrier transport mechanism in ultrathin-body SOI nand p-MOSFETs with SOI thickness less than 5 nm," 2002 International

Electron Devices Meeting (IEDM), San Francisco, CA, USA, 47-50, 2002.

- [77] I. Aberg, J. L. Hoyt, "Hole transport in UTB MOSFETs in strained-Si directly on insulator with strained-Si thickness less than 5 nm," IEEE Electron Device Letters, 26, 9, 661-663, 2005.
- [78] M. Li, H. Liu, R. Zhao, F. S. Yang, M. Chen, Y. Zhuo, C. Zhou, H. Wang, Y. F. Lin, J. J. Yang, "Imperfection-enabled memristive switching in van der Waals materials," Nature Electronics, 6, 491-505, 2023.
- [79] "A two-dimensional outlook", Nature Electronics, 4, 767, 2021.
- [80] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, A. A. Firsov, "Electric field effect in atomically thin carbon films," Science, 306, 5696, 666-669, 2004.
- [81] X. Li, N. Chen, B. Wang, M. Niu, M. Xu, X. Miao, X. Li, "Resistive memory devices at the thinnest limit: Progress and challenges," Advanced Materials, 36, 15, 2307951, 2024.
- [82] S. Thomas, "An industry view on two-dimensional materials in electronics," Nature Electronics, 4, 856-857, 2021.
- [83] N. Liu, A. Chortos, T. Lei, L. Jin, T. R. Kim, W. G. Bae, C. Zhu, S. Wang, R. Pfattner, X. Chen, R. Sinclair, Z. Bao, "Ultratransparent and stretchable graphene electrodes," Science Advances, 3. 9, e1700159, 2017.
- [84] S. Wang, X. Liu, P. Zhou, "The road for 2D semiconductors in the silicon age," Advanced Materials, 34, 48, 2106886, 2022.
- [85] K. Zhu, C. Wen, A. A. Aljarb, F. Xue, X. Xu, V. Tung, X. Zhang, H. N. Alshareef, Mario Lanza, "The development of integrated circuits based on two-dimensional materials," Nature Electronics, 4, 775-785, 2021.
- [86] J. Wu, H. Yuan, M. Meng, C. Chen, Y. Sun, Z. Chen, W. Dang, C. Tan, Y. Liu, J. Yin, Y. Zhou, S. Huang, H. Q. Xu, Y. Cui, H. Y. Hwang, Z. Liu, Y. Chen, B. Yan, H. Peng, "High electron mobility and quantum oscillations in non-encapsulated ultrathin semiconducting Bi<sub>2</sub>O<sub>2</sub>Se," Nature Nanotechnology, 12, 530-534, 2017.
- [87] C. S. Pang, P. Wu, J. Appenzeller, Z. Chen, "Thickness-dependent study of highperformance WS<sub>2</sub>-FETs with ultrascaled channel lengths," IEEE Transactions on

Electron Devices, 68, 4, 2123-2129, 2021.

- [88] C. Liu, H. Chen, S. Wang, Q. Liu, Y. G. Jiang, D. W. Zhang, M. Liu, P. Zhou, "Two-dimensional materials for next-generation computing technologies," Nature Nanotechnology, 15, 545-557, 2020.
- [89] Y. Duan, C. D. Stinespring, B. Chorpening, "Electronic structures, bonding configurations, and band-gap-opening properties of graphene binding with lowconcentration fluorine," Chemistry Open, 4, 5, 642-650, 2015.
- [90] Y. Liu, H. Wu, H. C. Cheng, S. Yang, E. Zhu, Q. He, M. Ding, D. Li, J. Guo, N. O. Weiss, Y. Huang, X. Duan, "Toward barrier free contact to molybdenum disulfide using graphene electrodes," Nano Letters, 15, 5, 3030-3034, 2015.
- [91] S. Zhao, T. Hotta, T. Koretsune, K. Watanabe, T. Taniguchi, K. Sugawara, T. Takahashi, H. Shinohara, R. Kitaura, "Two-dimensional metallic NbS2: growth, optical identification and transport properties," 2D Materials, 3, 2, 025027, 2016.
- [92] B. Zhao, D. Shen, Z. Zhang, P. Lu, M. Hossain, J. Li, B. Li, X. Duan, "2D metallic transition-metal dichalcogenides: Structures, synthesis, properties, and applications," Advanced Functional Materials, 31, 48, 2105132, 2021.
- [93] D. Lembke, S. Bertolazzi, A. Kis, "Single-layer MoS<sub>2</sub> electronics", *Accounts of* Chemical Research, 48, 1, 100-110, 2015.
- [94] Z. Yin, H. Li, H. Li, L. Jiang, Y. Shi, Y. Sun, G. Lu, Q. Zhang, X. Chen, H. Zhang, "Single-layer MoS<sub>2</sub> phototransistors," ACS Nano, 6, 1, 74-80, 2012.
- [85] D. Ovchinnikov, A. Allain, Y. S. Huang, D. Dumcenco, A. Kis, "Electrical transport properties of single-layer WS2," ACS Nano, 8, 8, 8174-8181, 2014.
- [96] W. T. Hsu, L. S. Lu, D. Wang, J. K. Huang, M. Y. Li, T. R. Chang, Y. C. Chou, Z. Y. Juang, H. T. Jeng, L. J. Li, W. H. Chang, "Evidence of indirect gap in monolayer WSe<sub>2</sub>," Nature Communications, 8, 929, 2017.
- [97] S. Manzeli, D. Ovchinnikov, D. Pasquier, O. V. Yazyev, A. Kis, "2D transition metal dichalcogenides," Nature Reviews Materials, 2, 17033, 2017.
- [98] S. Zeng, Z. Tang, C. Liu, P. Zhou, "Electronics based on two-dimensional materials: Status and outlook," Nano Research, 14, 1752-1767, 2021.
- [99] S. B. Desai, S. R. Madhvapathy, A. B. Sachid, J. P. Llinas, Q. Wang, G. H. Ahn,

G. Pitner, M. J. Kim, J. Bokor, C. Hu, H. S. P. Wong, A. Javey, "MoS<sub>2</sub> transistors" with 1-nanometer gate lengths," Science, 354, 6308, 99-102. 2016.

- [100] F. Wu, H. Tian, Y. Shen, Z. Hou, J. Ren, G. Gou, Y. Sun, Y. Yang, T.-L. Ren, "Vertical  $MoS<sub>2</sub>$  transistors with sub-1-nm gate lengths," *Nature*, 603, 259-264, 2022.
- [101] Y. Huang, E. Sutter, N. N. Shi, J. Zheng, T. Yang, D. Englund, H. J. Gao, P. Sutter, "Reliable exfoliation of large-area high-quality flakes of graphene and other two-dimensional materials," ACS Nano, 9, 11, 10612-10620, 2015.
- [102] C. R. Dean, A. F. Young, I. Meric, C. Lee, L. Wang, S. Sorgenfrei, K. Watanabe, T. Taniguchi, P. Kim, K. L. Shepard, J. Hone, "Boron nitride substrates for highquality graphene electronics," Nature Nanotechnology, 5, 722-726, 2010.
- [103] N. Jain, T. Bansal, C. Durcan, B. Yu, "Graphene-based interconnects on hexagonal boron nitride substrate," IEEE Electron Device Letters, 33, 7, 925- 927, 2012.
- [104] L. Banszerus, M. Schmitz, S. Engels, J. Dauber, M. Oellers, F. Haupt, K. Watanabe, T. Taniguchi, B. Beschoten, C. Stampfer, "Ultrahigh-mobility graphene devices from chemical vapor deposition on reusable copper," Science Advances, 1, 6, e1500222, 2015.
- [105] A. S. Mayorov, R. V. Gorbachev, S. V. Morozov, L. Britnell, R. Jalil, L. A. Ponomarenko, P. Blake, K. S. Novoselov, K. Watanabe, T. Taniguchi, A. K. Geim, "Micrometer-scale ballistic transport in encapsulated graphene at room temperature," Nano Letters, 11, 6, 2396-2399, 2011.
- [106] X. Cui, G. H. Lee, Y. D. Kim, G. Arefe, P. Y. Huang, C. H. Lee, D. A. Chenet, X. Zhang, L. Wang, F. Ye, F. Pizzocchero, B. S. Jessen, K. Watanabe, T. Taniguchi, D. A. Muller, T. Low, P. Kim, J. Hone, "Multi-terminal transport measurements of MoS2 using a van der Waals heterostructure device platform," Nature Nanotechnology, 10, 534-540, 2015.
- [107] N. Petrone, X. Cui, J. Hone, T. Char, K. Shepard, "Flexible 2D FETs using hBN dielectrics," 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 19.8.1-19.8.4, 2015.
- [108] P. Zhuang, W. Lin, J. Ahn, M. Catalano, H. Chou, A. Roy, M. Q. Lopez, L. Colombo, W. Cai, S. K. Banerjee, "Nonpolar resistive switching of multilayerhBN-based memories," Advanced Electronic Materials, 6, 1, 1900979, 2020.
- [109] X. Chen, D. Yang, G. Hwang, Y. Dong, B. Cui, D. Wang, H. Chen, N. Lin, W. Zhang, H. Li, R. Shao, P. Lin, H. Hong, Y. Yao, L. Sun, Z. Wang, H. Yang, "Oscillatory neural network-based Ising machine using 2D memristors," ACS Nano, 18, 16, 10758-10767, 2024.
- [110] Y. Y. Illarionov, A. G. Banshchikov, D. K. Polyushkin, S. Wachter, T. Knobloch, M. Thesberg, L. Mennel, M. Paur, M. Stöger-Pollach, A. Steiger-Thirsfeld, M. I. Vexler, M. Waltl, N. S. Sokolov, T. Mueller, T. Grasser, "Ultrathin calcium fluoride insulators for two-dimensional field-effect transistors," Nature Electronics, 2, 230-235, 2019.
- [111] V. Acharya, N. Pal, U. Pandey, A. K. Yadav, M. Suthar, P. K. Roy, S. Biring, B. N. Pal, "High-k SrTiO<sub>3</sub> thin film as gate dielectric of a solution processed  $SnO<sub>2</sub>$ thin film transistor," Materials Science in Semiconductor Processing, 155, 107228, 2023.
- [112] C. Zhang, T. Tu, J. Wang, Y. Zhu, C. Tan, L. Chen, M. Wu, R. Zhu, Y. Liu, H. Fu, J. Yu, Y. Zhang, X. Cong, X. Zhou, J. Zhao, T. Li, Z. Liao, X. Wu, K. Lai, B. Yan, P. Gao, Q. Huang, H. Xu, H. Hu, H. Liu, Ji. Yin, H. Peng, "Singlecrystalline van der Waals layered dielectric with high dielectric constant," Nature Materials, 22, 832-837, 2023.
- [113] S. Das, R. Gulotty, A. V. Sumant, A. Roelofs, "All two-dimensional, flexible, transparent, and thinnest thin film transistor," Nano Letters, 14, 5, 2861-2866, 2014.
- [114] A. Daus, S. Vaziri, V. Chen, Ç. Köroğlu, R. W. Grady, C. S. Bailey, H. R. Lee, K. Schauble1, K. Brenner, E. Pop, "High-performance flexible nanoscale transistors based on transition metal dichalcogenides," Nature Electronics, 4, 495-501, 2021.
- [115] M. H. Lee, We. Wu, "2D materials for wearable energy harvesting," Advanced Materials Technologies, 7, 9, 2101623, 2022.
- [116] D. J. Joe, E. Park, D. H. Kim, I. Doh, H. C. Song, J. Y. Kwak, "Graphene and two-dimensional materials-based flexible electronics for wearable biomedical sensors," Electronics, 12, 1, 45, 2023.
- [117] O. Cretu, A. Ishizuka, K. Yanagisawa, K. Ishizuka, K. Kimoto, "Atomic-scale electrical field mapping of hexagonal boron nitride defects," ACS Nano, 15, 3, 5316-5321, 2021.
- [118] G. Giovannetti, P. A. Khomyakov, G. Brocks, P. J. Kelly, J. van den Brink, "Substrate-induced band gap in graphene on hexagonal boron nitride: Ab initio density functional calculations," Physical Review B, 76, 7, 073103, 2007.
- [119] T. Pelini, C. Elias, R. Page, L. Xue, S. Liu, J. Li, J. H. Edgar, A. Dréau, V. Jacques, P. Valvin, B. Gil, G. Cassabois, "Shallow and deep levels in carbondoped hexagonal boron nitride crystals," Physical Reviews Materials, 3, 9, 094001, 2019.
- [120] K. Watanabe, T. Taniguchi, H. Kanda, "Direct-bandgap properties and evidence for ultraviolet lasing of hexagonal boron nitride single crystal," Nature Materials, 3, 404, 2004.
- [121] A. Laturia, M. L. V. de Put, W. G. Vandenberghe, "Dielectric properties of hexagonal boron nitride and transition metal dichalcogenides: From monolayer to bulk," npj 2D Materials and Applications, 2, 6, 2018.
- [122] K. K. Kim, A. Hsu, X. Jia, S. M. Kim, Y. Shi, M. Dresselhaus, T. Palacios, J. Kong, "Synthesis and characterization of hexagonal boron nitride film as a dielectric layer for graphene devices," ACS Nano, 6, 10, 8583-8590, 2012.
- [123] Y. Hattori, T. Taniguchi, K. Watanabe, K. Nagashio, "Layer-by-layer dielectric breakdown of hexagonal boron nitride," ACS Nano, 9, 1, 916-921, 2015.
- [124] L. Wang, I. Meric, P. Y. Huang, Q. Gao, Y. Gao, H. Tran, T. Taniguchi, K. Watanabe, L. M. Campos, D. A. Muller, J. Guo, P. Kim, J. Hone, K. L. Shepard, C. R. Dean, "One-dimensional electrical contact to a two-dimensional material," Science, 342, 614-617, 2013.
- [125] A. S. McKeown-Green, H. J. Zeng, A. P. Saunders, J. Li, J. Shi, Y. Shen, F. Pan, J. Hu, J. A. Dionne, T. F. Heinz, S. M. Wu, F. Zheng, F. Liu, "Millimeter-scale

exfoliation of hBN with tunable flake thickness for scalable encapsulation," ACS Applied Nano Materials, 7, 6, 6574-6582, 2024.

- [126] R. Kumar, G. Rajasekaran, A. Parashar, "Optimised cut-off function for Tersofflike potentials for a BN nanosheet: A molecular dynamics study," Nanotechnology, 27, 8, 085706, 2016.
- [127] H. Zhou, J. Zhu, Z. Liu, Z. Yan, X. Fan, J. Lin, G. Wang, Q. Yan, T. Yu, P. M. Ajayan, J. M. Tour, "High thermal conductivity of suspended few-layer hexagonal boron nitride sheets," Nano Research, 7, 1232-1240, 2014.
- [128] G. E. D. Viana, A. M. Silva, F. U. da C. Barros, F. J. A. M. da Silva, E. W. S. Caetano, J. J. S. Melo, A. Macedo-Filho, "Thermal stability and electronic properties of boron nitride nanoflakes," Journal of Molecular Modeling, 26, 100, 2020.
- [129] K. Qian, R. Y. Tay, V. C. Nguyen, J. Wang, G. Cai, T. Chen, E. H. T. Teo, P. S. Lee, "Hexagonal boron nitride thin film for flexible resistive memory applications," Advanced Functional Materials, 26, 13, 2176-2184, 2016.
- [130] S. Wang, X. Liu, H. Yu, X. Liu, J. Zhao, L. Hou, Y. Gao, Z. Chen, "Transfer-free analog and digital flexible memristors based on boron nitride films," Nanomaterials, 14, 4, 327, 2024.
- [131] L. Song, L. Ci, H. Lu, P. B. Sorokin, C. Jin, J. Ni, A. G. Kvashnin, D. G. Kvashnin, J. Lou, B. I. Yakobson, P. M. Ajayan, "Large scale growth and characterization of atomic hexagonal boron nitride layers," Nano Letters, 10, 8, 3209-3215, 2010, 2010.
- [132] H. Yang, F. Gao, M. Dai, D. Jia, Y. Zhou, P. Hu, "Recent advances in preparation, properties and device applications of two-dimensional h-BN and its vertical heterostructures," Journal of Semiconductors, 38, 3, 031004, 2017.
- [133] L. Chen, K. Hu, M. Lu, Z. Chen, X. Chen, T. Zhou, X. Liu, W. Yin, C. Casiraghi, X. Song, "Wearable sensors for breath monitoring based on water-based hexagonal boron nitride inks made with supramolecular functionalization," Advanced Materials, 36, 18, 2312621, 2024.
- [134] C. Zhi, Y. Bando, C. Tang, H. Kuwahara, D. Golberg, "Large-scale fabrication of

boron nitride nanosheets and their utilization in polymeric composites with improved thermal and mechanical properties," Advanced Materials, 21, 28, 2889-2893, 2009.

- [135] S. Xie, O. M. Istrate, P. May, S. Barwich, A. P. Bell, U. Khana, J. N. Coleman, "Boron nitride nanosheets as barrier enhancing fillers in melt processed composites," Nanoscale, 7, 10, 4443-4450, 2015.
- [136] A. G. Kelly, D. Finn, A. Harvey, T. Hallam, J. N. Coleman, "All-printed capacitors from graphene-BN-graphene nanosheet heterostructures," Applied Physics Letters, 109, 2, 023107, 2016.
- [137] H. Yang, F. Withers, E. Gebremedhn, E. Lewis, L. Britnell, A. Felten, V. Palermo, S. Haigh, D. Beljonne, C. Casiraghi, "Dielectric nanosheets made by liquidphase exfoliation in water and their use in graphene-based electronics," 2D Materials, 1, 1, 011012, 2014.
- [138] K. Zhu, G. Vescio, S. González-Torres, J. López-Vidrier, J. L. Frieiro, S. Pazos, X. Jing, X. Gao, S. D. Wang, J. Ascorbe-Muruzábal, J. A. Ruiz-Fuentes, A. Cirera, B. Garrido, M. Lanza, "Inkjet-printed h-BN memristors for hardware security," Nanoscale, 15, 23, 9985-9992, 2023.
- [139] K. Zhu, X. Liang, B. Yuan, M. A. Villena, C. Wen, T. Wang, S. Chen, F. Hui, Y. Shi, M. Lanza, "Graphene-boron nitride-graphene cross-point memristors with three stable resistive states," ACS Applied Materials & Interfaces, 11, 41, 37999- 38005, 2019.
- [140] J. Xie, M. N. Patoary, M. A. R. Laskar, N. D. Ignacio, X. Zhan, U. Celano, D. Akinwande, I. S. Esqueda, "Quantum conductance in vertical hexagonal boron nitride memristors with graphene-edge contacts," Nano Letters, 24, 8, 2473- 2480, 2024.
- [141] S. J. Yang, L. Liang, Y. Lee, Y. Gu, J. Fatheema, S. Kutagulla, D. Kim, M. Kim, S. Kim, D. Akinwande, "Volatile and nonvolatile resistive switching coexistence in conductive point hexagonal boron nitride monolayer," ACS Nano, 18, 4, 3313-3322, 2024.
- [142] F. Hui, C. Pan, Y. Shi, Y. Ji, E. Grustan-Gutierrez, M. Lanza, "On the use of two-

dimensional hexagonal boron nitride as dielectric," Microelectronic Engineering, 163, 119-133, 2016.

- [143] R. V. Gorbachev, I. Riaz, R. R. Nair, R. Jalil, L. Britnell, B. D. Belle, E. W. Hill, K. S. Novoselov, K. Watanabe, T. Taniguchi, A. K. Geim, P. Blake, "Hunting for monolayer boron nitride: optical and Raman signatures," Small, 7, 4, 465-468, 2011.
- [144] Y. Shen, W. Zheng, K. Zhu, Y. Xiao, C. Wen, Y. Liu, X. Jing, M. Lanza, "Variability and yield in h-BN-based memristive circuits: The role of each type of defect," Advanced Materials, 33, 41, 2103656, 2021.
- [145] F. Xiao, S. Naficy, G. Casillas, M. H. Khan, T. Katkus, L. Jiang, H. K. Liu, H. J. Li, Z. G. Huang, "Edge-hydroxylated boron nitride nanosheets as an effective additive to improve the thermal response of hydrogels," Advanced Materials, 27, 44, 7196-7203, 2015.
- [146] J. Taha-Tijerina, T. N. Narayanan, G. Gao, M. Rohde, D. A. Tsentalovich, M. Pasquali, P. M. Ajayan, "Electrically insulating thermal nano-oils using 2D fillers," ACS Nano, 6, 2, 1214-1220, 2012.
- [147] J. Zhu, J. Kang, J. Kang, D. Jariwala, J. D. Wood, J. W. T. Seo, K. S. Chen, T. J. Marks, M. C. Hersam, "Solution-processed dielectrics based on thickness-sorted two-dimensional hexagonal boron nitride nanosheets," Nano Letters, 15, 10, 7029-7036, 2015.
- [148] W. Zhu, X. Gao, Q. Li, H. Li, Y. Chao, M. Li, S. M. Mahurin, H. Li, H. Zhu, S. Dai, "Controlled gas exfoliation of boron nitride into few-layered nanosheets," Angewandte Chemie, 55, 36, 10766-10770, 2016.
- [149] P. R. Kidambi, R. Blume, J. Kling, J. B. Wagner, C. Baehtz, R. S. Weatherup, R. Schloegl, B. C. Bayer, S. Hofmann, "In situ observations during chemical vapor deposition of hexagonal boron nitride on polycrystalline copper," Chemistry of Materials, 26, 22, 6380-6392, 2014.
- [150] Y. Wen, X. Shang, J. Dong, K. Xu, J. He, C. Jiang, "Ultraclean and large-area monolayer hexagonal boron nitride on Cu foil using chemical vapor deposition," Nanotechnology, 26, 27, 275601, 2015.
- [151] G. E. Wood, A. J. Marsden, J. J. Mudd, M. Walker, M. Asensio, J. Avila, K. Chen, G. R. Bell, N. R. Wilson, "Van der Waals epitaxy of monolayer hexagonal boron nitride on copper foil: growth, crystallography and electronic band structure," 2D Materials, 2, 2, 025003, 2015.
- [152] L. Wang, B. Wu, L. Jiang, J. Chen, Y. Li, W. Guo, P. Hu, Y. Liu, "Growth and etching of monolayer hexagonal boron nitride," Advanced Materials, 27, 33, 4858-4864, 2015.
- [153] L. Wang, X. Xu, L. Zhang, R. Qiao, M. Wu, Z. Wang, S. Zhang, J. Liang, Z. Zhang, Z. Zhang, W. Chen, X. Xie, J. Zong, Y. Shan, Y. Guo, M. Willinger, H. Wu, Q. Li, W. Wang, P. Gao, S. Wu, Y. Zhang, Y. Jiang, D. Yu, E. Wang, X. Bai, Z. J. Wang, F. Ding, K. Liu, "Epitaxial growth of a 100-square-centimetre single-crystal hexagonal boron nitride monolayer on copper," Nature, 570, 91-95, 2019.
- [154] A. B. Taslim, H. Nakajima, Y. C. Lin, Y. Uchida, K. Kawahara, T. Okazaki, K. Suenaga, H. Hibino, H. Ago, "Synthesis of sub-millimeter single-crystal grains of aligned hexagonal boron nitride on an epitaxial Ni film," Nanoscale, 11, 31, 14668-14675, 2019.
- [155] K. H. Lee, H. J. Shin, J. Lee, I. Lee, G. H. Kim, J. Y. Choi, S. W. Kim, "Largescale synthesis of high-quality hexagonal boron nitride nanosheets for large-area graphene electronics," Nano Letters, 12, 2, 714-718, 2012.
- [156] Y. Shi, C. Hamsen, X. Jia, K. K. Kim, A. Reina, M. Hofmann, A. L. Hsu, K. Zhang, H. Li, Z. Y. Juang, M. S. Dresselhaus, L. J. Li, J. Kong, "Synthesis of few-layer hexagonal boron nitride thin film by chemical vapor deposition," Nano Letters, 10, 10, 4134-4139, 2010.
- [157] G. Kim, A. R. Jang, H. Y. Jeong, Z. Lee, D. J. Kang, H. S. Shin, "Growth of high-crystalline, single-layer hexagonal boron nitride on recyclable platinum foil," Nano Letters, 13, 4, 1834-1839, 2013.
- [158] J. H. Park, J. C. Park, S. J. Yun, H. Kim, D. H. Luong, S. M. Kim, S. H. Choi, W. Yang, J. Kong, K. K. Kim, Y. H. Lee, "Large-area monolayer hexagonal boron nitride on Pt foil," ACS Nano, 8, 8, 8520-8528, 2014.
- [159] S. M. Kim, A. Hsu, M. H. Park, S. H. Chae, S. J. Yun, J. S. Lee, D. H. Cho, W. Fang, C. Lee, T. Palacios, M. Dresselhaus, K. K. Kim, Y. H. Lee, J. Kong, "Synthesis of large-area multilayer hexagonal boron nitride for high material performance," Nature Communications, 6, 8662, 2015.
- [160] X. Song, J. Gao, Y. Nie, T. Gao, J. Sun, D. Ma, Q. Li, Y. Chen, C. Jin, A. Bachmatiuk, M. H. Rümmeli, F. Ding, Y. Zhang, Z. Liu, "Chemical vapor deposition growth of large-scale hexagonal boron nitride with controllable orientation," Nano Research, 8, 3164-3176, 2015.
- [161] P. Sutter, J. Lahiri, P. Albrecht, E. Sutter, "Chemical vapor deposition and etching of high-quality monolayer hexagonal boron nitride films," ACS Nano, 5, 9, 7303-7309, 2011.
- [162] X. Sun, Y. Feng, F. Wang, P. Wang, W. Gao, H. Yin, "Direct growth of h-BN multilayers with controlled thickness on non-crystalline dielectric substrates without metal catalysts," Chemical Communications, 58, 70, 9750-9753, 2022.
- [163] A. R. Jang, S. Hong, C. Hyun, S. I. Yoon, G. Kim, H. Y. Jeong, T. J. Shin, S. O. Park, K. Wong, S. K. Kwak, N. Park, K. Yu, E. Choi, A. Mishchenko, F. Withers, K. S. Novoselov, H. Lim, H. S. Shin, "Wafer-scale and wrinkle-free epitaxial growth of single-orientated multilayer hexagonal boron nitride on sapphire," Nano Letters, 16, 5, 3360-3366, 2016.
- [164] B. Feng, J. Chen, Y. Yang, M. Yang, H. Wang, C. Zhong, Y. Hao, J. Yang, J. Jiao, Y. Yao, "Fabrication of BN thin films by chemical vapor deposition on 4H-SiC (0001) single-crystalline surfaces," Vacuum, 222, 113009, 2024.
- [165] J. Kim, K. Y. Doh, S. Moon, C. W. Choi, H. Jeong, J. Kim, W. Yoo, K. Park, K. Chong, C. Chung, H. Choi, S. Y. Choi, D. Lee, J. K. Kim, "Conformal growth of hexagonal boron nitride on high-aspect-ratio silicon-based nanotrenches," Chemistry of Materials, 35, 6, 2429-2438, 2023.
- [166] H. Jeong, D. Y. Kim, J. Kim, S. Moon, N. Han, S. H. Lee, O. F. N. Okello, K. Song, S. Y. Choi, J. K. Kim, "Wafer-scale and selective-area growth of highquality hexagonal boron nitride on Ni (111) by metalorganic chemical vapor deposition," Scientific Reports, 9, 5736, 2019.
- [167] Z. Xu, H, Tian, A. Khanaki, R. Zheng, M. Suja, J. Liu, "Large-area growth of multilayer hexagonal boron nitride on polished cobalt foils by plasma-assisted molecular beam epitaxy," Scientific Reports, 7, 43100, 2017.
- [168] T. Q. P. Vuong, G. Cassabois, P. Valvin, E. Rousseau, A. Summerfield, C. J. Mellor, Y. Cho, T. S. Cheng, J. D. Albar, L. Eaves, C. T. Foxon, P. H. Beton, S. V. Novikov, B. Gil, "Deep ultraviolet emission in hexagonal boron nitride grown by high-temperature molecular beam epitaxy," 2D Materials, 4, 2, 021023, 2017.
- [169] Z. Zuo, Z. Xu, R. Zheng, A. Khanaki, J. G. Zheng, J. Liu, "In-situ epitaxial growth of graphene/h-BN van der Waals heterostructures by molecular beam epitaxy," Scientific Reports, 5, 14760, 2015.
- [170] P. Sutter, J. Lahiri, P. Zahl, B. Wang, E. Sutter, "Scalable synthesis of uniform few-layer hexagonal boron nitride dielectric films," Nano Letters, 13, 1, 276-281, 2013.
- [171] H. Wang, X. Zhang, J. Meng, Z. Yin, X. Liu, Y. Zhao, L. Zhang, "Controlled growth of few-layer hexagonal boron nitride on copper foils using ion beam sputtering deposition," Small, 11, 13, 1542-1547, 2015.
- [172] H. Wang, X. Zhang, H. Liu, Z. Yin, J. Meng, J. Xia, X. M. Meng, J. Wu, J. You, "Synthesis of large-sized single-crystal hexagonal boron nitride domains on nickel foils by ion beam sputtering deposition," Advanced Materials, 27, 48, 8109-8115, 2015.
- [173] Y. Ji, C. Pan, M. Zhang, S. Long, X. Lian, F. Miao, F. Hui, Y. Shi, L. Larcher, E. Wu, M. Lanza, "Boron nitride as two dimensional dielectric: Reliability and dielectric breakdown," Applied Physics Letters, 108, 1, 012905, 2016.
- [174] Y. Zou, P. Li, C. Su, J. Yan, H. Zhao, Z. Zhang, Z. You, "Flexible hightemperature  $MoS<sub>2</sub>$  field-effect transistors and logic gates," ACS Nano, 18, 13, 9627-9635, 2024.
- [175] M. A. Stolyarov, G. Liu, S. L. Rumyantsev, M. Shur, A. A. Balandin, "Suppression of 1/f noise in near-ballistic h-BN-graphene-hBN heterostructure field-effect transistors," Applied Physics Letters, 107, 2, 023106, 2015.
- [176] X. Zou, C.-W. Huang, L. Wang, L.-J. Yin, W. Li, J. Wang, B. Wu, Y. Liu, Q. Yao,

C. Jiang, W.-W. Wu, L. He, Sh. Chen, J. C. Ho, L. Liao, "Dielectric engineering of a boron nitride/hafnium oxide heterostructure for high-performance 2D field effect transistors," Advanced Materials, 28, 10, 2062-2069, 2016.

- [177] F. Hui, M. A. Villena, W. Fang, A. Y. Lu, J. Kong, Y. Shi, X. Jing, K. Zhu, M. Lanza, "Synthesis of large-area multilayer hexagonal boron nitride sheets on iron substrates and its use in resistive switching devices," 2D Materials, 5, 3, 031011, 2018.
- [178] T. Becker, X. Li, E. Moser, P. Alves, G. Wirth, M. Lanza, "Resistive switching devices producing giant random telegraph noise," IEEE Electron Device Letters, 43, 1, 146-149, 2022.
- [179] S. Pazos, W. Zheng, T. Zanotti, F. Aguirre, T. Becker, Y. Shen, K. Zhu, Y. Yuan, G. Wirth, F. M. Puglisi, J. B. Roldán, F. Palumbob, M. Lanza, "Hardware implementation of a true random number generator integrating a hexagonal boron nitride memristor with a commercial microcontroller," Nanoscale, 15, 5, 2171-2180, 2023.
- [180] A. Ranjan, F. M. Puglisi, N. Raghavan, S. J. O'Shea, K. Shubhakar, P. Pavan, A. Padovani, L. Larcher, K. L. Pey, "Random telegraph noise in 2D hexagonal boron nitride dielectric films," Applied Physics Letters, 112, 13, 133505, 2018.
- [181] S. Pazos, T. Becker, M. A. Villena, W. Zheng, Y. Shen, Y. Yuan, O. Alharbi, K. Zhu, J. B. Roldán, G. Wirth, F. Palumbo, M. Lanza, "High-temporal resolution characterization reveals outstanding random telegraph noise and the origin of dielectric breakdown in h-BN memristors," Advanced Functional Materials, 34, 15, 2213816, 2023.
- [182] T. Liang, C. Hu, M, Lou, Z, Feng, D, Wang, X. Cai, L. Lin, "High carrier mobility and controllable electronic property of the h-BN/SnSe<sub>2</sub> heterostructure," Langmuir, 39, 31, 10769-10778, 2023.
- [183] L. Martini, V. Miseikis, D. Esteban, J. Azpeitia, S. Pezzini, P. Paletti, M. W. Ochapski, D. Convertino, M. G. Hernandez, I. Jimenez, C. Coletti, "Scalable high-mobility graphene/hBN heterostructures," ACS Applied Materials & Interfaces, 15, 31, 37794-37801, 2023.
- [184] L. Sun, Y. Zhang, G. Han, G. Hwang, J. Jiang, B. Joo, K. Watanabe, T. Taniguchi, Y. M. Kim, W. J. Yu, B. S. Kong, R. Zhao, H. Yang, "Self-selective van der Waals heterostructures for large scale memory array," Nature Communications, 10, 3161, 2019.
- [185] J. Wu, Y. Liu, Y. Liu, Y. Cai, Y. Zhao, H. K. Ng, K. Watanabe, T. Taniguchi, G. Zhang, C. W. Qiu, D. Chi, A. H. C. Neto, J. T. L. Thong, K. P. Loh, K. Hippalgaonkar, "Large enhancement of thermoelectric performance in  $MoS<sub>2</sub>/h-$ BN heterostructure due to vacancy-induced band hybridization," PANS, 117, 25, 13929-13936, 2020.
- [186] J. B. Roldan, D. Maldonado, A. Cantudo, Y. Shen, W. Zheng, M. Lanza, "Conductance quantization in h-BN memristors," Applied Physics Letters, 122, 20, 203502, 2023.
- [187] H. Zhou, S. Li, K. W. Ang, Y. W. Zhang, "Recent advances in in-memory computing: Exploring memristor and memtransistor arrays with 2D materials," Nano-Micro Letters, 16, 121, 2024.
- [188] International Technology Roadmap for Semiconductors, 2013 Edition, Process Integration, Devices, and Structures section, www. itrs.net (accessed: February 2015)
- [189] S. Munjal, N. Khare, "Advances in resistive switching based memory devices," Journal of Physics D: Applied Physics, 52, 433002, 2019.
- [190] D. Ielmini, H. S. P. Wong, "In-memory computing with resistive switching devices," Nature Electronics, 1, 333-343, 2018.
- [191] M. Kim, M. A. Rehman, D. Lee, Y. Wang, D.-H. Lim, M. F. Khan, H. Choi, Q. Y. Shao, J. Suh, H.-S. Lee, H.-H. Park, "Filamentary and interface-type memristors based on tantalum oxide for energy-efficient neuromorphic hardware," ACS Applied Materials & Interfaces, 14, 39, 44561-44571, 2022.
- [192] Y. Zhang, G.-Q. Mao, X. Zhao, Y. Li, M. Zhang, Z. Wu, W. Wu, H. Sun, Y. Guo, L. Wang, X. Zhang, Q. Liu, H. Lv, K.-H. Xue, G. Xu, X. Miao, S. Long, M. Liu, "Evolution of the conductive filament system in HfO2-based memristors observed by direct atomic-scale imaging," Nature Communications, 12, 7232,
2021.

- [193] C. Pan, Y. Ji, N. Xiao, F. Hui, K. Tang, Y. Guo, X. Xie, F. M. Puglisi, L. Larcher, E. Miranda, L. Jiang, Y. Shi, I. Valov, P. C. McIntyre, R. Waser, M. Lanza, "Coexistence of grain-boundaries-assisted bipolar and threshold resistive switching in multilayer hexagonal boron nitride," Advanced Functional Materials, 27, 10, 1604811, 2017.
- [194] L. Völkel, D. Braun, M. Belete, S. Kataria, T. Wahlbrink, K. Ran, K. Kistermann, J. Mayer, S. Menzel, A. Daus, M. C. Lemme, "Resistive switching and current conduction mechanisms in hexagonal boron nitride threshold memristors with nickel electrodes", Advanced Functional Materials, 34, 15, 2300428, 2023.
- [195] H. Chen, Y. Kang, D. Pu, M. Tian, N. Wan, Y. Xu, B. Yu, W. Jie, Y. Zhao, "Introduction of defects in hexagonal boron nitride for vacancy-based 2D memristors," Nanoscale, 15, 4309-4316, 2023.
- [196] X. Wu, R. Ge, P. A. Chen, H. Chou, Z. Zhang, Y. Zhang, S. Banerjee, M. H. Chiang, J. C. Lee, D. Akinwande, "Thinnest nonvolatile memory based on monolayer h-BN," Advanced Materials, 31, 15, 1806790, 2019.
- [197] Y. Shi, X. Liang, B. Yuan, V. Chen, H. Li, F. Hui, Z. Yu, F. Yuan, E. Pop, H. S. P. Wong, M. Lanza, "Electronic synapses made of layered two-dimensional materials," Nature Electronics, 1, 458-465, 2018.
- [198] K. Zhu, S. Pazos, F. Aguirre, Y. Shen, Y. Yuan, W. Zheng, O. Alharbi, M. A. Villena, B. Fang, X. Li, A. Milozzi, M. Farronato, M. Muñoz-Rojo, T. Wang, R. Li, H. Fariborzi, J. B. Roldan, G. Benstetter, X. Zhang, H. N. Alshareef, T. Grasser, H. Wu, D. Ielmini, M. Lanza, "Hybrid 2D-CMOS microchips for memristive applications," Nature, 618, 57-62, 2023.
- [199] T. Taniguchi, K. Watanabe, "Synthesis of high-purity boron nitride single crystals under high pressure by using Ba-BN solvent," Journal of Crystal Growth, 303, 2, 525-529, 2007.
- [200] H. Li, J. Wu, Z. Yin, H. Zhang, "Preparation and applications of mechanically exfoliated single-layer and multilayer MoS<sub>2</sub> and WSe<sub>2</sub> nanosheets," Accounts of Chemical Research, 47, 4, 1067-1075, 2014.
- [201] D. Golla, K. Chattrakun, K. Watanabe, T. Taniguchi, B. J. LeRoy, A. Sandhu, "Optical thickness determination of hexagonal boron nitride flakes," Applied Physics Letters, 102, 16, 161906, 2013.
- [202] Y. Fan, L. Li, G. Yu, D. Geng, X. Zhang, W. Hu, "Recent advances in growth of large-sized 2D single crystals on Cu substrates," Advanced Materials, 33, 1, 2003956, 2021.
- [203] J. Zhang, X. Liu, M. Zhang, R. Zhang, H. Q. Ta, J. Sun, W. Wang, W. Zhu, T. Fang, K. Jia, X. Sun, X. Zhang, Y. Zhu, J. Shao, Y. Liu, X. Gao, Q. Yang, L. Sun, Q. Li, F. Liang, H. Chen, L. Zheng, F. Wang, W. Yin, X. Wei, J. Yin, T. Gemming, M. H. Rummeli, H. Liu, H. Peng, L. Lin, Z. Liu, "Fast synthesis of large-area bilayer graphene film on Cu," Nature Communications, 14, 3199, 2023.
- [204] T. Gao, S. Xie, Y. Gao, M. Liu, Y. Chen, Y. Zhang, Z. Liu, "Growth and atomicscale characterizations of graphene on multifaceted textured Pt foils prepared by chemical vapor deposition," ACS Nano, 5, 11, 9194-9201, 2011.
- [205] D. Q. McNerny, B. Viswanath, D. Copic, F. R. Laye, C. Prohoda, A. C. Brieland-Shoultz, E. S. Polsen, N. T. Dee, V. S. Veerasamy, A. John Hart, "Direct fabrication of graphene on  $SiO<sub>2</sub>$  enabled by thin film stress engineering," Scientific Reports, 4, 5049, 2014.
- [206] Y. M. Lee, "Efficient extreme ultraviolet mirror design," IOP Publishing, 2021. https://doi.org/10.1088/978-0-7503-2652-0ch1
- [207] A. Ranjan, N. Raghavan, M. Holwill, K. Watanabe, T. Taniguchi, K. S. Novoselov, K. L. Pey, S. J. O'Shea, "Dielectric breakdown in single-crystal hexagonal boron nitride," ACS Applied Electronic Materials, 3, 8, 3547-3554, 2021.
- [ 208] Y. Hattori, T, Taniguchi, K, Watanabe, K. Nagashio, "Anisotropic dielectric breakdown strength of single crystal hexagonal boron nitride," ACS Applied Materials & Interfaces, 8, 41, 27877-27884, 2016.
- [209] L. Jiang, Y. Shi, F. Hui, K. Tang, Q. Wu, C. Pan, X. Jing, H. Uppal, F. Palumbo, G. Lu, T. Wu, H. Wang, M. A. Villena, X. Xie, P. C. McIntyre, M. Lanza,

"Dielectric breakdown in chemical vapor deposited hexagonal boron nitride," ACS Applied Materials & Interfaces, 9, 45, 39758-39770, 2017.

- [210] M. Lanza, M. Porti, M. Nafria, X. Aymerich, G. Benstetter, E. Lodermeier, H. Ranzinger, G. Jaschke, S. Teichert, L. Wilde, P. Michalowski, "Crystallization and silicon diffusion nanoscale effects on the electrical properties of  $A<sub>12</sub>O<sub>3</sub>$  based devices," Microelectronic Engineering, 86, 1921-1924, 2009.
- [211] W. Frammelsberger, G. Benstetter, J. Kiely, R. Stamp, "C-AFM-based thickness" determination of thin and ultra-thin  $SiO<sub>2</sub>$  films by use of different conductivecoated probe tips," Applied Surface Science, 253, 7, 3615-3626, 2007.
- [212] F. Hui, P. Liu, S. A. Hodge, T. Carey, C. Wen, F. Torrisi, D. T. L. Galhena, F. Tomarchio, Y. Lin, E. Moreno, J. B. Roldan, E. Koren, A. C. Ferrari, M. Lanza, "In situ observation of low-power nano-synaptic response in graphene oxide using conductive atomic force microscopy," Small, 17, 26, 2101100, 2021.
- [213] L. Britnell, R. V. Gorbachev, R. Jalil, B. D. Belle, F. Schedin, M. I. Katsnelson, L. Eaves, S. V. Morozov, A. S. Mayorov, N. M. R. Peres, A. H. C. Neto, J. Leist, A. K. Geim, L. A. Ponomarenko, K. S. Novoselov, "Electron tunneling through ultrathin boron nitride crystalline barriers," Nano Letters, 12, 3, 1707-1710, 2012.
- [214] A. Ranjan, S. J. O' Shea, M. Bosman, N. Raghavan, K. L. Pey, "Localized probing of dielectric breakdown in multilayer hexagonal boron nitride," ACS Applied Materials & Interfaces, 12, 49, 55000-55010, 2020.
- [215] Y. Yang, P. Gao, L. Li, X. Pan, S. Tappertzhofen, S. Choi, R. Waser, I. Valov, W. D. Lu, "Electrochemical dynamics of nanoscale metallic inclusions in dielectrics," Nature Communications, 5, 4232, 2014.
- [216] G. H. Lee, Y. J. Yu, C. Lee; C. Dean, K. L. Shepard, P. Kim, J. Hone, "Electron tunneling through atomically flat and ultrathin hexagonal boron nitride," *Applied* Physics Letters, 99, 24, 243114, 2011.
- [217] K. Nagashio, Y. Hattori, T. Taniguchi, K. Watanabe, "Dielectric breakdown of layered insulator," 2016 Compound Semiconductor Week (CSW), Toyama, Japan, 1-2, 2016.
- [218] Y. Hattori, T. Taniguchi, K. Watanabe, K. Nagashio, "Comparison of device structures for the dielectric breakdown measurement of hexagonal boron nitride," Applied Physics Letters, 109, 25, 253111, 2016.
- [219] X. Zhang, L. Xu, H. Zhang, J. Liu, D. Tan, L. Chen, Z. Ma, W. Li, "Effect of Joule heating on resistive switching characteristic in  $AIO<sub>X</sub>$  cells made by thermal oxidation formation," Nanoscale Research Letters, 15, 11, 2020.
- [220] 2600B Source Measure Units (SMU) Instruments. Tektronix https://www.tek.com/en/datasheet/2600b-source-measure-units-smuinstruments (2023).
- [221] J. Y. Mao, S. Wu, G. Ding, Z. P. Wang, F. S. Qian, J. Q. Yang, Y. Zhou, S. T. Han, "A van der Waals integrated damage-free memristor based on layered 2D hexagonal boron nitride," Small, 18, 12, 2106253, 2022.
- [222] A. Ranjan, N. Raghavan, S. J. O'Shea, S. Mei, M. Bosman, K. Shubhakar, K. L. Pey, "Mechanism of soft and hard breakdown in hexagonal boron nitride 2D dielectrics," 2018 IEEE International Reliability Physics Symposium (IRPS), Burlingame, CA, USA, 4A.1-1-4A.1-6, 2018.
- [223] J. J. Yang, M. X. Zhang, J. P. Strachan, F. Miao, M. D. Pickett, R. D. Kelley, G. M. Ribeiro, R. S. Williams, "High switching endurance in memristive devices," Applied Physics Letters, 97, 23, 232102, 2010.
- [224] A. C. Torrezan1, J. P. Strachan, G. M. Ribeiro, R. S. Williams, "Sub-nanosecond switching of a tantalum oxide memristor," Nanotechnology, 22, 485203, 2011.
- [225] L. G. Wang, X. Qian, Y. Q. Cao, Z. Y. Cao, G. Y. Fang, A. D. Li, D. Wu, "Excellent resistive switching properties of atomic layer-deposited  $Al_2O_3/HfO_2/Al_2O_3$  trilayer structures for non-volatile memory applications," Nanoscale Research Letters, 10, 135, 2015.
- [226] L. Yuan, S. Liu, W. Chen, F. Fan, G. Liu, "Organic memory and memristors: From mechanisms, materials to devices," Advanced Electronic Materials, 7, 11, 2100432, 2021.
- [227] X. Xiong, F. Wu, Y. Ouyang, Y. Liu, Z. Wang, H, Tian, M. Dong, "Oxygen incorporated  $MoS<sub>2</sub>$  for rectification-mediated resistive switching and artificial

neural network," Advanced Functional Materials, 34, 15, 202213348, 2024.

- [228] F. Hui, C. Zhang, H. Yu, T. Han, J. Weber, Y. Shen, Y. Xiao, X. Li, Z. Zhang, P. Liu, "Self-assembly of Janus graphene oxide via chemical breakdown for scalable high-performance memristors," Advanced Functional Materials, 34, 15, 2302073, 2024.
- [229] R. D. Nikam, K. G. Rajput, H. Hwang, "Single-atom quantum-point contact switch using atomically thin hexagonal boron nitride," Small, 17, 7, 2006760, 2021.
- [230] R. D. Nikam, H. Hwang, "Atomic threshold switch based on all-2D material heterostructures with excellent control over filament growth and volatility," Advanced Functional Materials, 32, 29, 2201749, 2022.
- [231] M. Li, E. Wu, L. Xu, X. Hu, X. Miao, J. Liu, "Electron beam-irradiated Au/h-BN/Au cross-point memristors," Physical Status Solidi A, 220, 17, 2300204, 2023.
- [232] Y. Sasama, K. Komatsu, S. Moriyama, M. Imura, T. Teraji, K. Watanabe, T. Taniguchi, T. Uchihashi, Y. Takahide, "High-mobility diamond field effect transistor with a monocrystalline h-BN gate dielectric," APL Materials, 6, 11, 111105, 2018.
- [233] I. Meric, C. R. Dean, N. Petrone, L. Wang, J. Hone, P. Kim, K. L. Shepard, "Graphene field-effect transistors based on boron-nitride dielectrics," Proceedings of the IEEE, 101, 7, 1609-1619, 2013,
- [234] H. Im, G. Lee, H. Park, D. Lee, J. Kim, "Capacitance-voltage characteristics of Pt/hBN/WSe<sub>2</sub> metal-insulator-semiconductor capacitor doped by charge-transfer process," Applied Physics Letters, 120, 2, 023102, 2022.
- [235] T. Knobloch, Y. Y. Illarionov, F. Ducry, C. Schleich, S. Wachter, K. Watanabe, T. Taniguchi, T. Mueller, M. Waltl, M. Lanza, M. I. Vexler, M. Luisier, T. Grasser, "The performance limits of hexagonal boron nitride as an insulator for scaled CMOS devices based on two-dimensional materials," Nature Electronics, 4, 98- 108, 2021.
- [236] W. Zheng, F. Saiz, Ya. Shen, K. Zhu, Y. Liu, C. McAleese, B. Conran, X. Wang,

M. Lanza, "Defect-free metal deposition on 2D materials via inkjet printing technology," Advanced Materials, 34, 48, 2104138, 2021.

- [237] Y. Shi, C. Pan, V. Chen, N. Raghavan, K. L. Pey, F. M. Puglisi, E. Pop, H. S. P. Wong, M. Lanza, "Coexistence of volatile and non-volatile resistive switching in 2D h-BN based electronic synapses," 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 5.4.1-5.4.4, 2017.
- [238] C. H. Wang, C. McClellan, Y. Shi, X. Zheng, V. Chen, M. Lanza, E. Pop, H. S. P. Wong, "3D monolithic stacked 1T1R cells using monolayer  $MoS<sub>2</sub> FET$  and hBN RRAM fabricated at low (150 °C) temperature," 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 22.5.1-22.5.4, 2018.
- [239] M. Sivan, Y. Li, H. Veluri, Y. Zhao, B. Tang, X. Wang, E. Zamburg, J. F. Leong, J. X. Niu, U. Chand, A. V. Y. Thean, "All WSe<sub>2</sub> 1T1R resistive RAM cell for future monolithic 3D embedded memory integration," Nature Communications, 10, 5201, 2019.
- [240] D. Zhang, C. H. Yeh, W. Cao, K. Banerjee, "0.5T0.5R-an ultracompact RRAM cell uniquely enabled by van der Waals heterostructures," IEEE Transactions on Electron Devices, 68, 4, 2033-2040, 2021.
- [241] S. Fu, J. H. Park, H. Gao, T. Zhang, X. Ji, T. Fu, L. Sun, J. Kong, J. Yao, "Twoterminal  $MoS<sub>2</sub>$  memristor and the homogeneous integration with a  $MoS<sub>2</sub>$ transistor for neural networks," Nano Letters, 23, 13, 5869-5876, 2023.
- [242] C. J. Su, M. K. Huang, K. S. Lee, V. P. H. Hu, Y. F. Huang, B. C. Zheng, C. H. Yao, N. C. Lin, K. H. Kao, T. C. Hong, P. J. Sung, C. T. Wu, T. Y. Yu, K. L. Lin, Y. C. Tseng, C. L. Lin, Y. J. Lee, T. S. Chao, J. Y. Li, W. F. Wu, J. M. Shieh, Y. H. Wang, W. K. Yeh., "3D integration of vertical-stacking of  $MoS<sub>2</sub>$  and Si CMOS featuring embedded 2T1R configuration demonstrated on full wafers," 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 12.2.1-12.2.4, 2020.
- [243] H. Yuan, G. Cheng, L. You, H. Li, H. Zhu, W. Li, J. J. Kopanski, Y. S. Obeng, A. R. H. Walker, D. J. Gundlach, C. A. Richter, D. E. Ioannou, Q. Li, "Influence of

metal-MoS<sub>2</sub> interface on MoS<sub>2</sub> transistor performance: Comparison of Ag and Ti contacts," ACS Applied Materials & Interfaces, 7, 2, 1180-1187, 2015.

- [244] A. Nourbakhsh, A. Zubair, R. N. Sajjad, A. T. K. G., W. Chen, S. Fang, X. Ling, J. Kong, M. S. Dresselhaus, E. Kaxiras, K. K. Berggren, D. Antoniadis, T. Palacios, "MoS<sub>2</sub> field-effect transistor with sub-10 nm channel length," Nano Letters, 16, 12, 7798-7806, 2016.
- [245] S. Das, H. Y. Chen, A. V. Penumatcha, J. Appenzeller, "High performance multilayer MoS<sub>2</sub> transistors with scandium contacts," Nano Letters, 13, 1, 100-105, 2013.
- [246] H. Li, Q. Zhang, C. C. R. Yap, B. K. Tay, T. H. T. Edwin, A. Olivier, D. Baillargeat, "From bulk to monolayer MoS<sub>2</sub>: Evolution of Raman scattering," Advanced Functional Materials, 22, 7, 1385-1390, 2012.
- [247] H. Qiu, L. Pan, Z. Yao, J. Li, Y. Shi, X. Wang, "Electrical characterization of back-gated bi-layer  $MoS<sub>2</sub>$  field-effect transistors and the effect of ambient on their performances," Applied Physics Letters, 100, 12, 123104, 2012.
- [248] B. Stampfer, F. Zhang, Y. Y. Illarionov, T. Knobloch, P. Wu, M. Waltl, A. Grill, J. Appenzeller, T. Grasse, "Characterization of single defects in ultrascaled  $M_0S_2$ field-effect transistors," ACS Nano, 12, 6, 5368-5375, 2018.
- [249] J. R. Nasr, D. S. Schulman, A. Sebastian, M. W. Horn, S. Das, "Mobility deception in nanoscale transistors: An untold contact story," Advanced Materials, 31, 2, 1806020, 2019.
- [250] Y. Jo, D. Y. Woo, G. Noh, E. Park, M. J. Kim, Y. W. Sung, D. K. Lee, J. Park, J. Kim, Y. Jeong, S. Lee, I. Kim, J. K. Park, S. Park, J. Y. Kwak, "Hardware implementation of network connectivity relationships using 2D hBN-based artificial neuron and synaptic devices," Advanced Functional Materials, 34, 10, 2309058, 2024.
- [251] B. Yuan, X. Liang, L. Zhong, Y. Shi, F. Palumbo, S. Chen, F. Hui, X. Jing, M. A. Villena, L. Jiang, M. Lanza, "150 nm  $\times$  200 nm cross-point hexagonal boron nitride-based memristors," Advanced Electronic Materials, 6, 12, 1900115, 2020.
- [252] M. Lanza, A. Sebastian, W. D. Lu, M. L. Gallo, M. F. Chang, D. Akinwande, F.

M. Puglisi, H. N. Alshareef, M. Liu, J. B. Roldan, "Memristive technologies for data storage, computation, encryption, and radio-frequency communication," Science, 375, 6597, 2022.

- [253] F. Alibart1, E. Zamanidoost, D. B. Strukov, "Pattern classification by memristive crossbar circuits using ex situ and in situ training," Nature Communications, 4, 2072, 2013.
- [254] S. Oh, Z. Huang, Y. Shi, D. Kuzum, "The impact of resistance drift of phase change memory (PCM) synaptic devices on artificial neural network performance," IEEE Electron Device Letters, 40, 8, 1325-1328, 2019.

## Appendix A: Scientific curriculum vitae

#### PERSONAL INFORMATION



#### EDUCATION BACKGROUND



#### RESEARCH EXPERIENCE

- Research Topic 1: 2D material mechanical exfoliation and dielectric research.
	- 1. Mechanical exfoliation of h-BN materials.
	- 2. Metal-Insulator-Metal device fabrication.
	- 3. Topography and electrical characterization and data analysis.
- **Research Topic 2:** Memristor based on CVD-grown h-BN.
	- 1. Use EBL and E-beam evaporator to fabricate the h-BN memristor.
	- 2. Electrical measurements with semiconductor parameter analysis.
- **Research Topic 3:** 1T1M cell fabrication and characterization.
	- 1. Transistor based on MoS<sub>2</sub> fabrication and parameter analysis.
	- 2. 1T1M cell fabrication.
	- 3. Electrical characterization of 1T1M cell.

#### EQUIPMENT SKILLS

#### Device fabrication:

Photolithography, electron beam evaporation, magnetron sputtering, atomic layer deposition, electron beam lithography

#### Device characterization:

Optical microscope, scanning electron microscope, atomic force microscope, semiconductor parameter analyzer.

#### JOURNAL PAPERS

- 1. Mario Lanza\*, Felix Palumbo\*, Yuanyuan Shi, Fernando Aguirre, Santiago Boyeras, Bin Yuan, Eilam Yalon, Enrique Moreno, Tianru Wu, Juan B. Roldan, "Temperature of conductive nanofilaments in hexagonal boron nitride based memristors showing threshold resistive switching," Advanced Electronic Materials, 8, 8, 2100580, 2022.
- 2. Yiping Xiao, Wenwen Zheng, Bin Yuan, Chao Wen, Mario Lanza\*, "Highly accurate thickness determination of 2D materials," Crystal Research & Technology, 56, 6, 2100056, 2021.
- 3. Bin Yuan, Xianhu Liang, Liubiao Zhong, Yuanyuan Shi, Felix Palumbo, Shaochuan Chen, Fei Hui, Xu Jing, Marco A. Villena, Lin Jiang, Mario Lanza\*, "150 nm  $\times$  200 nm Cross-point hexagonal boron nitride based memristors," Advanced Electronic Materials, 6, 12, 1900115, 2020.
- 4. Shaochuan Chen, Mohammad Reza Mahmoodi, Yuanyuan Shi, Chandreswar Mahata, Bin Yuan, Xianhu Liang, Chao Wen, Fei Hui, Deji Akinwande, Dmitri B. Strukov, Mario Lanza\*, "Wafer-scale integration of two-dimensional materials in high-density memristive crossbar arrays for artificial neural networks," Nature Electronics, 3, 638-645, 2020.
- 5. Kaichen Zhu, Xianhu Liang, Bin Yuan, Marco A. Villena, Chao Wen, Tao Wang, Shaochuan Chen, Fei Hui, Yuanyuan Shi, Mario Lanza\* "Graphene-boron nitridegraphene cross-point memristors with three stable resistive states," ACS Applied Materials & Interfaces, 11, 41, 37999-38005, 2019.
- 6. Marco A. Villena, Fei Hui, Xianhu Liang, Yuanyuan Shi, Bin Yuan, Xu Jing, Kaichen Zhu, Shaochuan Chen, Mario Lanza\*, "Variability of metal/h-BN/metal memristors grown via chemical vapor deposition on different materials," Microelectronics Reliability, 102, 113410, 2019.
- 7. Yuanyuan Shi, Xianhu Liang, Bin Yuan, Victoria Chen, Haitong Li, Fei Hui, Zhouchangwan Yu, Fang Yuan, Eric Pop, H.-S. Philip Wong, Mario Lanza\*, "Electronic synapses made of layered two-dimensional materials," Nature Electronics, 1, 458-465, 2018.
- 8. Na Xiao, Marco A. Villena, Bin Yuan, Shaochuan Chen, Bingru Wang, Marek Eliáš, Yuanyuan Shi, Fei Hui, Xu Jing, Andrew Scheuermann, Kechao Tang, Paul C. McIntyre, Mario Lanza\*, "Resistive random access memory cells with a bilayer  $TiO<sub>2</sub>/SiO<sub>X</sub>$  insulating stack for simultaneous filamentary and distributed resistive switching," Advanced Functional Materials, 27, 33, 1700384, 2017.
- 9. Felix Palumbo, Xianhu Liang, Bin Yuan, Yuanyuan Shi, Fei Hui, Marco A. Villena, Mario Lanza\*, "Bimodal dielectric breakdown in electronic devices using chemical vapor deposited hexagonal boron nitride as dielectric," Advanced Electronic Materials, 4, 3, 1700506, 2018.
- 10. Fei Hui, Shaochuan Chen, Xianhu Liang, Bin Yuan, Xu Jing, Yuanyuan Shi, Mario Lanza\*, "Graphene coated nanoprobes: A review," Crystals, 7, 9, 269, 2017.

#### **CONFERENCE**

- 1. IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2019, 2-5 July, the Grand Hyatt, Hangzhou, China.
- 2. Xinahu Liang, Bin Yaun, Yuanyuan Shi, Fei Hui, Xu Jing, Mario Lanza, Felix Palumbo, Enhanced reliability of hexagonal boron nitride dielectric stacks due to high thermal conductivity, IEEE International Reliability Physics Symposium, 2018, 11-15 March, Burlingame, CA, USA.
- 3. IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2017, 4-7 July, the Ritz Carlton, Chengdu, China.
- 4. China Resistive Random Access Memory International Workshop, 2017, 12-13 June, Soochow University, Suzhou, China.

#### AWARDS

- 2018 Postgraduate Academic Scholarship, Soochow University
- 2017 Postgraduate Academic Scholarship, Soochow University
- 2016 Postgraduate Academic Scholarship, Soochow University

#### OTHER SKILLS

• College English Test (CET) Level 4 (461 points), Level 6 (471 points).

### Appendix B: Summary in official language

En conclusió, en aquesta tesi, hem estudiat la propietat dielèrtica del 2D h-BN i l'hem explorat en aplicacions en dispositius electrònics a l'escala micro- i nano-. Utilitzem h-BN multilayer que consisteix en petites micro-llamades produïdes per exfolació mecànica i pel·lícules de gran àrea sintetitzades a través del depòsit de vapor químic. Els principals mecanismes que produeixen el comportament de ruptura dielèrtica s'han investigat a través de dúzies de dispositius MIM a l'escala micro/nano amb diversos tipus de metalls, Ag, Au, Pt i Ti, com a electrodes superiors.

Durant aquest procés, he après el mètode d'exfolació mecànica per obtenir materials 2D del massís i el mètode de transferència húmid per obtenir h-BN net des del full de coure. A més, he après com utilitzar algunes grans màquines utilitzades en la indústria semiconductor, instituts de recerca i universitats, inclús la litografia fotogràfica, la evaporació de raig electrò i la litografia de raig electrò. En la part de caracterització, he après com utilitzar el microscopi d'una sola volta, el microscopi electrò de barret, el espectròmetre Raman i l'analyzer de paràmetres semiconductors. Un dels principals avantatges del laboratori on vaig dur a terme aquesta recerca és que tenia accés il·limitat a totes aquestes màquines, i la meva recerca em va requerir repetir les proves múltiples vegades per recollir informació estadística. Per tant, puc dir feliçment que he dominat l'ús de totes aquestes màquines, i crec que serà molt útil per mi per trobar un treball en el futur.

En la primera feina, hem investigat el comportament de ruptura dielèrtica en fulls de h-BN exfolats mecànicament, i els resultats indiquen que:

■ En el h-BN exfolat mecànicament, el camp de ruptura dielèrtica depèn del tipus d'electro metallí usat. Els dispositius de h-BN amb electrodes metalls amb una difusivitat més baixa (com el Pt) mostren un camp de ruptura dielèrtica més alt que els altres que utilitzen electrodes com l'Au i el Ti (que tenen una difusivitat més alta).

■ Quan s'utilitzen electrodes de Pt, es pot obtenir un voltatge de ruptura dielèrtica que segueix una dependència molt estreta amb el gruix, conduint a una mitjana de 12 MV/cm.

A continuació, hem estudiat la propietat dielèrtica del h-BN sintetitzat per CVD en full de coure i hem obtingut les conclusions següents:

- El h-BN CVD crescut té més defects que el exfolat mecànicament, resultat en una ruptura dielèrtica observable a baixa tensió i observació del comportament RS.
- Els memristors basats en h-BN CVD- crescut amb una mida de 120 nm  $\times$  250 nm s'han fabricat i caracteritzat. L'intercanvi resistiu dels memristors varia segons el metall de l'electro superior utilitzat. Els memristors són volàtils amb electrodes d'Ag i no volàtils amb electrodes de Ti i Au.

En la nostra tercera feina, hem connectat un transistor basat en  $MoS<sub>2</sub>$  en sèrie amb un memristor de h-BN per formar una cel·la 1T1M per millorar el rendiment elèctric del memristor. Hem traçat algunes conclusions d'aquest estudi.

- El transistor basat en MoS<sub>2</sub> funciona bé com a element de limitació de corrent en la 1T1M. La limitació de corrent imposa pel transistor pot limitar l'amplada del filament conductor en h-BN, assegurant l'intercanvi resistiu umbral revertible en memristors Au/Ag/h-BN/Au.
- Les cel·les 1T1M que combinen un transistor MoS<sub>2</sub> de 4  $\mu$ m<sup>2</sup> en sèrie amb un memristor h-BN de 0.3  $\mu$ m<sup>2</sup> assoliran més de 1000 cicles, que és més alt que els memristors individuals que utilitzaven els mateixos materials i estructura en aquesta feina.
- La cel·la 1T1M té un voltatge d'operació baix de 1 V i un corrent d'estat fora molt baix d'alrededor de 10-11 A, el que és beneficios per a l'estalvi d'energia.

Algunes àrees encara requereixen més estudi. Per exemple, els fulls de h-BN ME més prims de menys de 5 nm necessiten ser examinats, i més mostres MIM són necessàries per dur a terme la recerca de ruptura dielèrtica. A més, el h-BN multilayer CVD necessita ser més uniforme després de la transferència húmid per reduir la variabilitat del dispositiu al dispositiu en memristors. Per aquest motiu, l'equip de recerca al qual pertanyo està explorant mostres CVD industrials de l'empresa Aixtron, que és l'únic proveïdor capaç de proporcionar una bona qualitat que és, a més, consistent de lot en lot. Mentre que la cel·la 1T1M ha mostrat més de 1000 cicles en mode de corrent continu, es creu que pot assolir una major resistència en mode de puls, el que requereix més recerca.

En general, les dades sobre dielèctrics de h-BN multilayer i capes d'intercanvi resistiu han donat resultats interessants que poden servir com a base per a la implementació d'aquest material en circuits que contenen transistors i/o memristors, que tenen aplicacions per a l'emmagatzematge de dades i en la computació en memòria encara que tractar amb aplicacions reals estava fora de l'abast d'aquesta tesi de doctorat, ja que estem enfocant en propietats de materials i dispositius..

# Appendix C: List of acronyms





