Performance and power optimizations in chip multiprocessors for throughput-aware computation 

Vega, Augusto J. (Date of defense: 2013-07-30)

The so-called "power (or power density) wall" has caused core frequency (and single-thread performance) to slow down, giving rise to the era of multi-core/multi-thread processors. For example, the IBM POWER4 processor, ...